Built-in self-test and defect tolerance in molecular electron ics-based nanofabrics

被引:5
|
作者
Wang, Zhangle [1 ]
Chakrabarty, Krishnendu [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
关键词
nanotechnology; nanofabric; BIST; defect tolerance; molecular electronics; CAEN; chemically assembled; reconfiguration;
D O I
10.1007/s10836-006-0550-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a built-in self-test (BIST) procedure for nanofabrics implemented using chemically assembled electronic nanotechnology. Several fault detection configurations are presented to target stuck-at faults, shorts, opens, and connection faults in nanoblocks and switchblocks. The detectability of multiple faults in blocks within the nanofabric is also considered. We present an adaptive recovery procedure through which we can identify defect-free nanoblocks and switchblocks in the nanofabric-under-test. The proposed BIST, recovery, and defect tolerance procedures are based on the reconfiguration of the nanofabric to achieve complete fault coverage for different types of faults. We show that a large fraction of defect-free blocks can be recovered using a small number of BIST configurations. We also present simple bounds on the recovery that can be achieved for a given defect density. Simulation results are presented for various nanofabric sizes, different defect densities, and for random and clustered defects. The proposed BIST procedure is well suited for regular and dense architectures that have high defect densities.
引用
收藏
页码:145 / 161
页数:17
相关论文
共 50 条
  • [41] Built-in self-test methodology for A/D converters
    deVries, R
    Zwemstra, T
    Bruls, EMJG
    Regtien, PPL
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 353 - 358
  • [42] Integration of partial scan and built-in self-test
    AT&T Bell Lab, Princeton, United States
    Journal of Electronic Testing: Theory and Applications (JETTA), 1995, 7 (1-2): : 125 - 137
  • [43] Built-in self-test for embedded voltage regulator
    Shi, Jiang
    Smith, Ricky
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 133 - 136
  • [44] IMPLEMENTING A BUILT-IN SELF-TEST PLA DESIGN
    TREUER, R
    FUJIWARA, H
    AGARWAL, VK
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 37 - 48
  • [45] BUILT-IN SELF-TEST OF THE INTEL 80386 MICROPROCESSOR
    GELSINGER, PP
    VLSI SYSTEMS DESIGN, 1986, 7 (12): : 54 - 55
  • [46] Improved built-in self-test of sequential circuits
    Jabbari, Hosna
    Muzio, Jon C.
    Sun, Lin
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 78 - 81
  • [47] INTEGRATION OF PARTIAL SCAN AND BUILT-IN SELF-TEST
    LIN, CJ
    ZORIAN, Y
    BHAWMIK, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 7 (1-2): : 125 - 137
  • [48] An effective built-in self-test for chargepump PLL
    Han, J
    Song, D
    Kim, H
    Kim, YY
    Kang, S
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (08): : 1731 - 1733
  • [49] Arithmetic built-in self-test for DSP cores
    Radecka, K
    Rajski, J
    Tyszer, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (11) : 1358 - 1369
  • [50] Processor-based built-in self-test for embedded DRAM
    Dreibelbis, J
    Barth, J
    Kalter, H
    Kho, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (11) : 1731 - 1740