Built-in self-test and defect tolerance in molecular electron ics-based nanofabrics

被引:5
|
作者
Wang, Zhangle [1 ]
Chakrabarty, Krishnendu [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
关键词
nanotechnology; nanofabric; BIST; defect tolerance; molecular electronics; CAEN; chemically assembled; reconfiguration;
D O I
10.1007/s10836-006-0550-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a built-in self-test (BIST) procedure for nanofabrics implemented using chemically assembled electronic nanotechnology. Several fault detection configurations are presented to target stuck-at faults, shorts, opens, and connection faults in nanoblocks and switchblocks. The detectability of multiple faults in blocks within the nanofabric is also considered. We present an adaptive recovery procedure through which we can identify defect-free nanoblocks and switchblocks in the nanofabric-under-test. The proposed BIST, recovery, and defect tolerance procedures are based on the reconfiguration of the nanofabric to achieve complete fault coverage for different types of faults. We show that a large fraction of defect-free blocks can be recovered using a small number of BIST configurations. We also present simple bounds on the recovery that can be achieved for a given defect density. Simulation results are presented for various nanofabric sizes, different defect densities, and for random and clustered defects. The proposed BIST procedure is well suited for regular and dense architectures that have high defect densities.
引用
收藏
页码:145 / 161
页数:17
相关论文
共 50 条
  • [11] On Built-In Self-Test for Adders
    Mary D. Pulukuri
    Charles E. Stroud
    Journal of Electronic Testing, 2009, 25 : 343 - 346
  • [12] On Built-In Self-Test for Multipliers
    Pulukuri, Mary D.
    Starr, George J.
    Stroud, Charles E.
    IEEE SOUTHEASTCON 2010: ENERGIZING OUR FUTURE, 2010, : 25 - 28
  • [13] BUILT-IN SELF-TEST TECHNIQUES
    MCCLUSKEY, EJ
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 21 - 28
  • [14] Digital Defect Based Built-in Self-Test for Low Dropout Voltage Regulators
    Ince, Mehmet
    Ozev, Sule
    2020 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2020), 2020,
  • [15] The Study on Built-in Self-test Method Based on FPGA
    Zhang, Ying
    Wang, Jiasi
    Sun, Ting
    Xiang, Liang
    INTERNATIONAL CONFERENCE ON ELECTRONIC INFORMATION TECHNOLOGY AND INTELLECTUALIZATION (ICEITI 2016), 2016, : 416 - 420
  • [16] CA Based Built-In Self-Test Structure For SoC
    Das, Sukanta
    Sikdar, Biplab K.
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 3 - +
  • [17] BOUNDARY SCAN WITH BUILT-IN SELF-TEST
    GLOSTER, CS
    BRGLEZ, F
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 36 - 44
  • [18] BUILT-IN SELF-TEST OF THE MACROLAN CHIP
    ILLMAN, R
    CLARKE, S
    IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (02): : 29 - 40
  • [19] Synthesis for arithmetic built-in self-test
    Stroele, Albrecht P.
    Proceedings of the IEEE VLSI Test Symposium, 2000, : 165 - 170
  • [20] Testing and built-in self-test - A survey
    Steininger, A
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (09) : 721 - 747