Hardware Implementation of ADABOOST ALGORITHM and Verification

被引：6

作者：

Shi, Yuehua ^{[1
]}

Zhao, Feng ^{[1
]}

Zhang, Zhong ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai, Peoples R China

来源：

2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3 | 2008年

关键词：

D O I：

10.1109/WAINA.2008.92

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Adaboost algorithm is difficult to implement on embedded platform for real-time face detection by software due to its high computation load and data throughput. This article presents a cell array architecture using parallel technology. Detection procedure can be greatly speeded up with its multi-pipeline. Besides it makes use of the continuity of image data to decrease the accesses to RAM This article uses Electronic System Level (ESL) tools to develop and simulate a cycle-accurate model of the cell array architecture. The result shows that cell array architecture with 200MHz clock can process 12 million HAAR features per second and detect faces on a 176*144 image at the frame rate of 103 frames per second, which is 14 times speedup compared with software implementation.

引用

页码：343 / 346

页数：4

共 50 条

[31] ADAPTIVE THRESHOLDING ALGORITHM AND ITS HARDWARE IMPLEMENTATION
YANG, JD
CHEN, YS
HSU, WH
[J]. PATTERN RECOGNITION LETTERS, 1994, 15 (02) : 141 - 150
[32] A HARDWARE IMPLEMENTATION OF A MODIFIED DES-ALGORITHM
KROPF, T
FROSSL, J
BELLER, W
GIESLER, T
[J]. MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 59 - 65
[33] Hardware implementation of AES based on genetic algorithm
Wang, Li
Wang, Youren
Yao, Rui
Zhang, Zhai
[J]. ADVANCES IN NATURAL COMPUTATION, PT 2, 2006, 4222 : 904 - 907
[34] A Hardware Implementation of SOM Neural Network Algorithm
Yi, Qian
[J]. 2018 INTERNATIONAL CONFERENCE ON SENSOR NETWORKS AND SIGNAL PROCESSING (SNSP 2018), 2018, : 508 - 511
[35] HARDWARE IMPLEMENTATION OF MONTGOMERY MODULAR MULTIPLICATION ALGORITHM
ELDRIDGE, SE
WALTER, CD
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (06) : 693 - 699
[36] Hardware Implementation of the Particle Swarm Optimization Algorithm
Talaska, Tomasz
Dlugosz, Rafal
Pedrycz, Witold
[J]. PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS - MIXDES 2017, 2017, : 521 - 526
[37] Parallel algorithm for hardware implementation of inverse halftoning
Siddiqi, UF
Sait, SM
Farooqui, AA
[J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2377 - 2380
[38] HARDWARE IMPLEMENTATION OF VARIABLE PULSE FREQUENCY ALGORITHM
MAN, KF
HO, YC
CHEUK, KP
KWONG, S
[J]. ELECTRONICS LETTERS, 1995, 31 (10) : 839 - 840
[39] General architecture for hardware implementation of Genetic Algorithm
Tachibana, Tatsuhiro
Murata, Yoshihiro
Shibata, Naoki
Yasumoto, Keiichi
Ito, Minoru
[J]. FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 291 - +
[40] A novel image compression algorithm for hardware implementation
Chen, Suting
Yang, Shihong
Wu, Qinzhang
[J]. PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 1 - +

← 1 2 3 4 5 →