HARDWARE IMPLEMENTATION OF VARIABLE PULSE FREQUENCY ALGORITHM

被引:1
|
作者
MAN, KF
HO, YC
CHEUK, KP
KWONG, S
机构
[1] Electronic Engineering Department, City University of Hong Kong, Tat Chee Avenue
关键词
AC MOTORS; PULSE FREQUENCY MODULATION;
D O I
10.1049/el:19950530
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A variable pulse frequency generation algorithm is proposed for driving AC motors with higher precision control and faster production rate. The derivation of this algorithm is presented along with a mathematical proof. Owing to its simplicity, the algorithm can be hardware implemented with only two 2K (Actel) FPGA gates.
引用
收藏
页码:839 / 840
页数:2
相关论文
共 50 条
  • [1] Hardware implementation for a genetic algorithm
    Chen, Pei-Yin
    Chen, Ren-Der
    Chang, Yu-Pin
    Shieh, Leang-San
    Malki, Heidar A.
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (04) : 699 - 705
  • [2] A HARDWARE IMPLEMENTATION OF AN AUTOREGRESSIVE ALGORITHM
    SMITH, MR
    SMIT, TJ
    NICHOLS, SW
    NICHOLS, ST
    ORBAY, H
    CAMPBELL, K
    [J]. MEASUREMENT SCIENCE AND TECHNOLOGY, 1990, 1 (10) : 1000 - 1006
  • [3] HARDWARE IMPLEMENTATION OF ADDER FOR PULSE SIGNAL PROCESSING
    Nallathambi, Gabriel
    Rao, Lei
    Principe, Jose
    [J]. 2017 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP 2017), 2017, : 1330 - 1334
  • [4] Pulse stream based CNN hardware implementation
    Colodro, F
    Torralba, A
    Carvajal, RG
    Franquelo, LG
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : B211 - B214
  • [5] Hardware implementation of Variable Precision Multiplication on FPGA
    Anane, N.
    Bessalah, H.
    Issad, M.
    Messaoudi, K.
    Anane, M.
    [J]. DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 77 - +
  • [6] THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION
    Fabera, V.
    Musil, T.
    Rada, J.
    [J]. NEURAL NETWORK WORLD, 2017, 27 (06) : 541 - 555
  • [7] Hardware implementation of a novel inversion algorithm
    Naseer, M
    Savas, E
    [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 798 - 801
  • [8] Hardware Implementation of ADABOOST ALGORITHM and Verification
    Shi, Yuehua
    Zhao, Feng
    Zhang, Zhong
    [J]. 2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3, 2008, : 343 - 346
  • [9] The Hardware Implementation of a Novel Genetic Algorithm
    Zhu, Zhenhuan
    Mulvaney, David
    Chouliaras, Vassilios
    [J]. PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 8, 2005, 8 : 173 - 178
  • [10] An optimized hardware implementation of the CORDIC algorithm
    Lyu, Fei
    Wu, Chaoran
    Wang, Yuxuan
    Pan, Hongbing
    Wang, Yu
    Luo, Yuanyong
    [J]. IEICE ELECTRONICS EXPRESS, 2022, 19 (21):