共 50 条
- [3] HARDWARE IMPLEMENTATION OF ADDER FOR PULSE SIGNAL PROCESSING [J]. 2017 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP 2017), 2017, : 1330 - 1334
- [4] Pulse stream based CNN hardware implementation [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : B211 - B214
- [5] Hardware implementation of Variable Precision Multiplication on FPGA [J]. DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 77 - +
- [6] THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION [J]. NEURAL NETWORK WORLD, 2017, 27 (06) : 541 - 555
- [7] Hardware implementation of a novel inversion algorithm [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 798 - 801
- [8] Hardware Implementation of ADABOOST ALGORITHM and Verification [J]. 2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3, 2008, : 343 - 346
- [9] The Hardware Implementation of a Novel Genetic Algorithm [J]. PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 8, 2005, 8 : 173 - 178
- [10] An optimized hardware implementation of the CORDIC algorithm [J]. IEICE ELECTRONICS EXPRESS, 2022, 19 (21):