Hardware Implementation of ADABOOST ALGORITHM and Verification

被引:6
|
作者
Shi, Yuehua [1 ]
Zhao, Feng [1 ]
Zhang, Zhong [1 ]
机构
[1] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai, Peoples R China
关键词
D O I
10.1109/WAINA.2008.92
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Adaboost algorithm is difficult to implement on embedded platform for real-time face detection by software due to its high computation load and data throughput. This article presents a cell array architecture using parallel technology. Detection procedure can be greatly speeded up with its multi-pipeline. Besides it makes use of the continuity of image data to decrease the accesses to RAM This article uses Electronic System Level (ESL) tools to develop and simulate a cycle-accurate model of the cell array architecture. The result shows that cell array architecture with 200MHz clock can process 12 million HAAR features per second and detect faces on a 176*144 image at the frame rate of 103 frames per second, which is 14 times speedup compared with software implementation.
引用
收藏
页码:343 / 346
页数:4
相关论文
共 50 条
  • [1] Automatic hardware implementation tool for a discrete Adaboost-based decision algorithm
    Mitéran, J
    Matas, J
    Bourennane, E
    Paindavoine, M
    Dubois, J
    [J]. EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (07) : 1035 - 1046
  • [2] Automatic Hardware Implementation Tool for a Discrete Adaboost-Based Decision Algorithm
    J. Mitéran
    J. Matas
    E. Bourennane
    M. Paindavoine
    J. Dubois
    [J]. EURASIP Journal on Advances in Signal Processing, 2005
  • [3] HARDWARE ARCHITECTURE FOR OBJECT DETECTION BASED ON ADABOOST ALGORITHM
    Xu, Hui
    Zhao, Feng
    Ju, Ran
    [J]. VISAPP 2010: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTER VISION THEORY AND APPLICATIONS, VOL 2, 2010, : 420 - 424
  • [4] Hardware implementation for a genetic algorithm
    Chen, Pei-Yin
    Chen, Ren-Der
    Chang, Yu-Pin
    Shieh, Leang-San
    Malki, Heidar A.
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (04) : 699 - 705
  • [5] A HARDWARE IMPLEMENTATION OF AN AUTOREGRESSIVE ALGORITHM
    SMITH, MR
    SMIT, TJ
    NICHOLS, SW
    NICHOLS, ST
    ORBAY, H
    CAMPBELL, K
    [J]. MEASUREMENT SCIENCE AND TECHNOLOGY, 1990, 1 (10) : 1000 - 1006
  • [6] A HARDWARE IMPLEMENTATION OF THE CSP PRIMITIVES AND ITS VERIFICATION
    RON, D
    ROSEMBERG, F
    PNUELI, A
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1984, 172 : 423 - 435
  • [7] The Implementation of Eye Location Using AdaBoost and Harris Algorithm
    Li, Xue
    He, Liqiang
    [J]. 2010 INTERNATIONAL CONFERENCE ON MANAGEMENT SCIENCE AND ENGINEERING (MSE 2010), VOL 5, 2010, : 462 - 463
  • [8] A Novel Hardware Architecture for Rapid Object Detection Based on Adaboost Algorithm
    Wang, Tinghui
    Zhao, Feng
    Wan, Jiang
    Zhu, Yongxin
    [J]. ADVANCES IN VISUAL COMPUTING, PT III, 2010, 6455 : 397 - +
  • [9] THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION
    Fabera, V.
    Musil, T.
    Rada, J.
    [J]. NEURAL NETWORK WORLD, 2017, 27 (06) : 541 - 555
  • [10] Hardware implementation of a novel inversion algorithm
    Naseer, M
    Savas, E
    [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 798 - 801