Hardware Implementation of ADABOOST ALGORITHM and Verification

被引：6

作者：

Shi, Yuehua ^{[1
]}

Zhao, Feng ^{[1
]}

Zhang, Zhong ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai, Peoples R China

来源：

2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3 | 2008年

关键词：

D O I：

10.1109/WAINA.2008.92

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Adaboost algorithm is difficult to implement on embedded platform for real-time face detection by software due to its high computation load and data throughput. This article presents a cell array architecture using parallel technology. Detection procedure can be greatly speeded up with its multi-pipeline. Besides it makes use of the continuity of image data to decrease the accesses to RAM This article uses Electronic System Level (ESL) tools to develop and simulate a cycle-accurate model of the cell array architecture. The result shows that cell array architecture with 200MHz clock can process 12 million HAAR features per second and detect faces on a 176*144 image at the frame rate of 103 frames per second, which is 14 times speedup compared with software implementation.

引用

页码：343 / 346

页数：4

共 50 条

[21] Hardware Implementation Of Compressed Sensing Algorithm
Chakraborty, Parnasree
Tharini, C.
Abidha, Minhaj M.
[J]. PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, CONTROL AND COMMUNICATION (RTECC), 2018, : 46 - 50
[22] A Hardware Implementation of Simon Cryptography Algorithm
Feizi, Soheil
Ahmadi, Arash
Nemati, Ali
[J]. 2014 4TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), 2014, : 245 - 250
[23] Hardware implementation of the subdivision loop algorithm
del Río, A
Bóo, M
Amor, M
Bruguera, JD
[J]. PROCEEDINGS OF THE 28TH EUROMICRO CONFERENCE, 2002, : 189 - 197
[24] Semantics Driven Hardware Design, Implementation, and Verification with ReWire
Procter, Adam
Harrison, William L.
Graves, Ian
Becchi, Michela
Allwein, Gerard
[J]. ACM SIGPLAN NOTICES, 2015, 50 (05)
[25] Algorithms for logical control: Their description, verification and hardware implementation
Zakrevskij, AD
Zakrevski, L
[J]. PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, 2001, : 712 - 718
[26] Verification of Various Numerical Methods Using Hardware Implementation
Mehta, Sandip
Trivedi, Tej
[J]. 2015 1ST INTERNATIONAL CONFERENCE ON FUTURISTIC TRENDS ON COMPUTATIONAL ANALYSIS AND KNOWLEDGE MANAGEMENT (ABLAZE), 2015, : 542 - 547
[27] Implementation and verification of Nonlinear chirp signals in hardware system
Sysak, Dawid
Jaromi, Grzegorz
Biernacki, Pawel
[J]. 2021 IEEE REGION 10 SYMPOSIUM (TENSYMP), 2021,
[28] High-speed hardware architecture design and implementation of Ed25519 signature verification algorithm
Xue, Yiming
Liu, Shurong
Guo, Shuheng
Li, Yan
Hu, Cai'e
[J]. Tongxin Xuebao/Journal on Communications, 2022, 43 (03): : 101 - 112
[29] Ehancing the implementation of Adaboost Algorithm on a DSP-based Platform
Zhao, Feng
Yang, Li
Zhu, Yongxin
Liao, Pin
[J]. 2009 INTERNATIONAL CONFERENCE ON SCALABLE COMPUTING AND COMMUNICATIONS & EIGHTH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING, 2009, : 393 - +
[30] A neural network algorithm for hardware-software verification
Rebaiaia, ML
Jaam, JM
Hasnah, AM
[J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 1332 - 1335

← 1 2 3 4 5 →