Hardware implementation of the subdivision loop algorithm

被引:0
|
作者
del Río, A [1 ]
Bóo, M [1 ]
Amor, M [1 ]
Bruguera, JD [1 ]
机构
[1] Univ Tubingen, D-72074 Tubingen, Germany
关键词
D O I
10.1109/EURMIC.2002.1046156
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The demand for higher quality in the graphical representation of 3D scenes is continuously increasing. Subdivision of triangular meshes is one of the most employed techniques for improving the quality of these rendered images. The high communication requirements between the CPU and the graphics system associated with this kind of method can be considerably reduced if the subdivision task is carried out in hardware, within a new unit placed at the entry of the standard graphics pipeline. In this paper we present a comparative analysis of two possible implementations of this hardware unit, corresponding to two different alternatives for applying Loop subdivision to triangle meshes: subdivsion based on forward differencing and on meshing scheme. In the first case, the amount of information sent to the graphics pipeline grows linearly with the level of subdivision; whereas, with the meshing scheme the communication requirements are lower and independent of the subdivision level.
引用
收藏
页码:189 / 197
页数:9
相关论文
共 50 条
  • [1] A Research of A New Technique on Hardware Implementation of Control Algorithm of High-Subdivision for Stepper Motor
    Yang Mengda
    Zhu Min
    [J]. ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 1, 2010, : 125 - +
  • [2] INS-Assisted GNSS Loop Tracking Hardware Implementation Algorithm Design
    Hao, Xiaoming
    Li, Chunying
    Liu, Jinshan
    [J]. CHINA SATELLITE NAVIGATION CONFERENCE (CSNC) 2019 PROCEEDINGS, VOL I, 2019, 562 : 442 - 451
  • [3] Offset algorithm for Loop subdivision surface with creases
    State Key Laboratory of Virtual Reality Technology and Systems, Beijing 100083, China
    不详
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 2008, 10 (1261-1265):
  • [4] The Implementation of Evolvable Hardware Closed Loop
    Chu Jie
    Zhao Qiang
    Ding Guo-liang
    Yuan Liang
    [J]. INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTATION TECHNOLOGY AND AUTOMATION, VOL 2, PROCEEDINGS, 2008, : 48 - 51
  • [5] Hardware implementation for a genetic algorithm
    Chen, Pei-Yin
    Chen, Ren-Der
    Chang, Yu-Pin
    Shieh, Leang-San
    Malki, Heidar A.
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (04) : 699 - 705
  • [6] A HARDWARE IMPLEMENTATION OF AN AUTOREGRESSIVE ALGORITHM
    SMITH, MR
    SMIT, TJ
    NICHOLS, SW
    NICHOLS, ST
    ORBAY, H
    CAMPBELL, K
    [J]. MEASUREMENT SCIENCE AND TECHNOLOGY, 1990, 1 (10) : 1000 - 1006
  • [7] The Reverse Loop Subdivision Algorithm on Approximate Minimum Error
    Ma, Boning
    Kong, Longxing
    Tang, Xiaoan
    Kuang, Gangyao
    [J]. PROCEEDINGS OF 2013 CHINESE INTELLIGENT AUTOMATION CONFERENCE: INTELLIGENT INFORMATION PROCESSING, 2013, 256 : 811 - 818
  • [8] Hardware implementation of hierarchical volume subdivision-based elastic registration
    Dandekar, Omkar
    Walimbe, Vivek
    Shekhar, Raj
    [J]. 2006 28TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-15, 2006, : 2062 - +
  • [9] Hardware Implementation of ADABOOST ALGORITHM and Verification
    Shi, Yuehua
    Zhao, Feng
    Zhang, Zhong
    [J]. 2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3, 2008, : 343 - 346
  • [10] Hardware implementation of a novel inversion algorithm
    Naseer, M
    Savas, E
    [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 798 - 801