Hardware implementation of a novel inversion algorithm

被引:0
|
作者
Naseer, M [1 ]
Savas, E [1 ]
机构
[1] Sabanci Univ, TR-34956 Istanbul, Turkey
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Computation of multiplicative inverses in finite fields GF(p) and GF(2(n)) is the most time consuming operation in elliptic carve cryptography especially when affine coordinates are used. Since the existing algorithms based on extended Euclidean algorithm do not permit a fast software implementation, projective coordinates, which eliminate almost all of the inversion operations from the curve arithmetic, are preferred. In this paper, a hardware implementation of inversion algorithms for both binary extension and prime fields is presented. The algorithms are varying slightly from the Montgomery inverse algorithm. A hardware structure, using multiword format is implemented on chip, which allows scalability with a broader precision range.
引用
收藏
页码:798 / 801
页数:4
相关论文
共 50 条
  • [1] The Hardware Implementation of a Novel Genetic Algorithm
    Zhu, Zhenhuan
    Mulvaney, David
    Chouliaras, Vassilios
    [J]. PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 8, 2005, 8 : 173 - 178
  • [2] Hardware implementation of a novel genetic algorithm
    Zhu, Z.
    Mulvaney, D. J.
    Chouliaras, V. A.
    [J]. NEUROCOMPUTING, 2007, 71 (1-3) : 95 - 106
  • [3] A novel image compression algorithm for hardware implementation
    Chen, Suting
    Yang, Shihong
    Wu, Qinzhang
    [J]. PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 1 - +
  • [4] A novel deadlock avoidance algorithm and its hardware implementation
    Lee, J
    Mooney, VJ
    [J]. INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 200 - 205
  • [5] Novel Benes Network Routing Algorithm and Hardware Implementation
    Nikolaidis, Dimitris
    Groumas, Panos
    Kouloumentas, Christos
    Avramopoulos, Hercules
    [J]. TECHNOLOGIES, 2022, 10 (01)
  • [6] Sorting Binary Numbers in Hardware - A Novel Algorithm and its Implementation
    Alaparthi, Srikanth
    Gulati, Kanupriya
    Khatri, Sunil P.
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2225 - 2228
  • [7] Hardware implementation for a genetic algorithm
    Chen, Pei-Yin
    Chen, Ren-Der
    Chang, Yu-Pin
    Shieh, Leang-San
    Malki, Heidar A.
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (04) : 699 - 705
  • [8] A HARDWARE IMPLEMENTATION OF AN AUTOREGRESSIVE ALGORITHM
    SMITH, MR
    SMIT, TJ
    NICHOLS, SW
    NICHOLS, ST
    ORBAY, H
    CAMPBELL, K
    [J]. MEASUREMENT SCIENCE AND TECHNOLOGY, 1990, 1 (10) : 1000 - 1006
  • [9] THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION
    Fabera, V.
    Musil, T.
    Rada, J.
    [J]. NEURAL NETWORK WORLD, 2017, 27 (06) : 541 - 555
  • [10] Hardware Implementation of ADABOOST ALGORITHM and Verification
    Shi, Yuehua
    Zhao, Feng
    Zhang, Zhong
    [J]. 2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3, 2008, : 343 - 346