The Hardware Implementation of a Novel Genetic Algorithm

被引:0
|
作者
Zhu, Zhenhuan [1 ]
Mulvaney, David [1 ]
Chouliaras, Vassilios [1 ]
机构
[1] Univ Loughborough, Dept Elect & Elect Engn, Loughborough LE11 3TU, Leics, England
关键词
Genetic algorithms; hardware-based machine learning;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper presents a novel genetic algorithm, termed the Optimum Individual Monogenetic Algorithm (OIMGA) and describes its hardware implementation. As the monogenetic strategy retains only the optimum individual, the memory requirement is dramatically reduced and no crossover circuitry is needed, thereby ensuring the requisite silicon area is kept to a minimum. Consequently, depending on application requirements, OIMGA allows the investigation of solutions that warrant either larger GA populations or individuals of greater length. The results given in this paper demonstrate that both the performance of OIMGA and its convergence time are superior to those of existing hardware GA implementations. Local convergence is achieved in OIMGA by retaining elite individuals, while population diversity is ensured by continually searching for the best individuals in fresh regions of the search space.
引用
收藏
页码:173 / 178
页数:6
相关论文
共 50 条
  • [1] Hardware implementation of a novel genetic algorithm
    Zhu, Z.
    Mulvaney, D. J.
    Chouliaras, V. A.
    [J]. NEUROCOMPUTING, 2007, 71 (1-3) : 95 - 106
  • [2] Hardware implementation for a genetic algorithm
    Chen, Pei-Yin
    Chen, Ren-Der
    Chang, Yu-Pin
    Shieh, Leang-San
    Malki, Heidar A.
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (04) : 699 - 705
  • [3] A hardware implementation of the compact genetic algorithm
    Aporntewan, C
    Chongstitvatana, P
    [J]. PROCEEDINGS OF THE 2001 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2001, : 624 - 629
  • [4] Hardware implementation of a novel inversion algorithm
    Naseer, M
    Savas, E
    [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 798 - 801
  • [5] Hardware implementation of AES based on genetic algorithm
    Wang, Li
    Wang, Youren
    Yao, Rui
    Zhang, Zhai
    [J]. ADVANCES IN NATURAL COMPUTATION, PT 2, 2006, 4222 : 904 - 907
  • [6] General architecture for hardware implementation of Genetic Algorithm
    Tachibana, Tatsuhiro
    Murata, Yoshihiro
    Shibata, Naoki
    Yasumoto, Keiichi
    Ito, Minoru
    [J]. FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 291 - +
  • [7] The hardware implementation of a genetic algorithm model with FPGA
    Tu, L
    Zhu, MC
    Wang, JX
    [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 374 - 377
  • [8] A novel genetic algorithm for evolvable hardware
    Stomeo, Emanuele
    Kalganova, Tatiana
    Lambert, Cyrille
    [J]. 2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 134 - +
  • [9] A novel image compression algorithm for hardware implementation
    Chen, Suting
    Yang, Shihong
    Wu, Qinzhang
    [J]. PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 1 - +
  • [10] A novel deadlock avoidance algorithm and its hardware implementation
    Lee, J
    Mooney, VJ
    [J]. INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 200 - 205