共 50 条
- [1] Hardware implementation of a novel genetic algorithm [J]. NEUROCOMPUTING, 2007, 71 (1-3) : 95 - 106
- [3] A hardware implementation of the compact genetic algorithm [J]. PROCEEDINGS OF THE 2001 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2001, : 624 - 629
- [4] Hardware implementation of a novel inversion algorithm [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 798 - 801
- [5] Hardware implementation of AES based on genetic algorithm [J]. ADVANCES IN NATURAL COMPUTATION, PT 2, 2006, 4222 : 904 - 907
- [6] General architecture for hardware implementation of Genetic Algorithm [J]. FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 291 - +
- [7] The hardware implementation of a genetic algorithm model with FPGA [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 374 - 377
- [8] A novel genetic algorithm for evolvable hardware [J]. 2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 134 - +
- [9] A novel image compression algorithm for hardware implementation [J]. PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 1 - +
- [10] A novel deadlock avoidance algorithm and its hardware implementation [J]. INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 200 - 205