General architecture for hardware implementation of Genetic Algorithm

被引：0
|
作者：
Tachibana, Tatsuhiro [1 ]
Murata, Yoshihiro [1 ]
Shibata, Naoki [2 ]
Yasumoto, Keiichi [1 ]
Ito, Minoru [1 ]
机构：
[1] Nara Inst Sci & Technol, Nara 6300192, Japan
[2] Shiga Univ, Shiga 5228522, Japan
来源：
FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：291 / +
页数：2
相关论文
共 50 条
  • [1] An efficient crossover architecture for hardware parallel implementation of genetic algorithm
    Faraji, Rasoul
    Naji, Hamid Reza
    [J]. NEUROCOMPUTING, 2014, 128 : 316 - 327
  • [2] Hardware implementation for a genetic algorithm
    Chen, Pei-Yin
    Chen, Ren-Der
    Chang, Yu-Pin
    Shieh, Leang-San
    Malki, Heidar A.
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (04) : 699 - 705
  • [3] Hardware architecture for hybrid Genetic algorithm
    Yoshikawa, Masaya
    Yamauchi, Hironori
    Teral, Hidekazu
    [J]. IMECS 2008: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2008, : 1383 - 1386
  • [4] Hardware implementation of a novel genetic algorithm
    Zhu, Z.
    Mulvaney, D. J.
    Chouliaras, V. A.
    [J]. NEUROCOMPUTING, 2007, 71 (1-3) : 95 - 106
  • [5] The Hardware Implementation of a Novel Genetic Algorithm
    Zhu, Zhenhuan
    Mulvaney, David
    Chouliaras, Vassilios
    [J]. PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 8, 2005, 8 : 173 - 178
  • [6] A hardware implementation of the compact genetic algorithm
    Aporntewan, C
    Chongstitvatana, P
    [J]. PROCEEDINGS OF THE 2001 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2001, : 624 - 629
  • [7] Hardware implementation of AES based on genetic algorithm
    Wang, Li
    Wang, Youren
    Yao, Rui
    Zhang, Zhai
    [J]. ADVANCES IN NATURAL COMPUTATION, PT 2, 2006, 4222 : 904 - 907
  • [8] The hardware implementation of a genetic algorithm model with FPGA
    Tu, L
    Zhu, MC
    Wang, JX
    [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 374 - 377
  • [9] Architecture design and hardware implementation of AES encryption algorithm
    Wei, Hongling
    Li, Hongyan
    Chen, Mingying
    [J]. 2020 5TH INTERNATIONAL CONFERENCE ON MECHANICAL, CONTROL AND COMPUTER ENGINEERING (ICMCCE 2020), 2020, : 1611 - 1614
  • [10] EFFICIENT ARCHITECTURE FOR ISLAND GENETIC ALGORITHM IN RECONFIGURABLE HARDWARE
    Ou, Chien-Min
    Yu, Tsung-Yi
    Hwang, Wen-Jyi
    Chiang, Tsung-Che
    [J]. INTELLIGENT AUTOMATION AND SOFT COMPUTING, 2012, 18 (04): : 413 - 430
12345