Architecture design and hardware implementation of AES encryption algorithm

被引：0

作者：

Wei, Hongling ^{[1
]}

Li, Hongyan ^{[1
]}

Chen, Mingying ^{[1
]}

机构：

[1] East Univ Heilongjiang, Dept Mechatron Engn, Harbin, Peoples R China

来源：

2020 5TH INTERNATIONAL CONFERENCE ON MECHANICAL, CONTROL AND COMPUTER ENGINEERING (ICMCCE 2020) | 2020年

关键词：

data encryption; hardware; FPGA; AES;

D O I：

10.1109/ICMCCE51767.2020.00353

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

With the rapid development of the information society, network information security has attracted more attention. Traditional software encryption technology is becoming more and more difficult to ensure people's information security. How to quickly and efficiently ensure people's information security has become one of the key projects studied by scholars. Under this background, this paper designs a simple advanced encryption standard AES FPGA hardware implementation. The content includes the hardware structure design of AES encryption algorithm, comprehensive wiring with Quartus II 13.0, and simulation verification on Modelsim se 10.5.

引用

页码：1611 / 1614

页数：4

共 50 条

[1] A High Performance Hardware Implementation Image Encryption With AES Algorithm
Farmani, Ali
Jafari, Mohamad
Miremadi, Seyed Sohrab
[J]. THIRD INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2011), 2011, 8009
[2] FPGA Based Hardware Implementation of AES Rijndael Algorithm for Encryption and Decryption
Srinivas, N. S. Sai
Akramuddin, Md.
[J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 1769 - 1776
[3] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA
Kumar, J. Senthil
Mahalakshmi, C.
[J]. 2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
[4] Hardware Implementation and Optimization of Advanced Encryption Standard (AES) algorithm based on CCSDS
Taufik, M.
Amin, D. E.
Saifuddin, M. A.
[J]. 7TH INTERNATIONAL SEMINAR ON AEROSPACE SCIENCE AND TECHNOLOGY (ISAST 2019), 2020, 2226
[5] Design, and evaluation of data-dependent hardware for AES encryption algorithm
Atono, Ryoichiro
Ichikawa, Shuichi
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (07): : 2301 - 2305
[6] Successful Implementation of AES Algorithm in Hardware
Borhan, Rozita
Aziz, Raja Mohd Fuad Tengku
[J]. IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS DESIGN, SYSTEMS AND APPLICATIONS (ICEDSA 2012), 2012, : 27 - 32
[7] Flexible Hardware Architecture for AES Cryptography Algorithm
Alaoui-Ismaili, Z.
Moussa, A.
El Mourabit, A.
Amechnoue, K.
[J]. 2009 INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS (ICMCS 2009), 2009, : 437 - 441
[8] Hardware implementation of AES encryption and decryption system based on FPGA
Zhu, Shihai
[J]. Open Cybernetics and Systemics Journal, 2015, 9 (01): : 1373 - 1377
[9] Hardware implementation of AES based on genetic algorithm
Wang, Li
Wang, Youren
Yao, Rui
Zhang, Zhai
[J]. ADVANCES IN NATURAL COMPUTATION, PT 2, 2006, 4222 : 904 - 907
[10] The Design of a High-Throughput Hardware Architecture for the AES-GCM Algorithm
Lin, Ming-Bo
Chuang, Jen-Hua
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2024, 70 (01) : 425 - 432

← 1 2 3 4 5 →