共 50 条
- [42] FPGA design and celerity implementation of AES algorithm [J]. Xi Tong Cheng Yu Dian Zi Ji Shu/Syst Eng Electron, 2007, 10 (1773-1776):
- [43] Multiple Lookup Table-Based AES Encryption Algorithm Implementation [J]. 2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL II, 2010, : 212 - 214
- [44] Comparison of various strategies of implementation of the algorithm of encryption AES on FPGA. [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 3278 - +
- [45] Multiple Lookup Table-Based AES Encryption Algorithm Implementation [J]. INTERNATIONAL CONFERENCE ON SOLID STATE DEVICES AND MATERIALS SCIENCE, 2012, 25 : 842 - 847
- [46] AES embedded hardware implementation [J]. NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 103 - +
- [47] VLSI architecture and FPGA implementation of ice encryption algorithm [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 88 - 91
- [49] An open-source, efficient and parameterizable hardware implementation of the AES algorithm [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA), 2014, : 85 - 92
- [50] Efficient Hardware Implementation of Image Watermarking Using DWT and AES Algorithm [J]. PROCEEDINGS OF THE 2015 39TH NATIONAL SYSTEMS CONFERENCE (NSC), 2015,