Architecture design and hardware implementation of AES encryption algorithm

被引:0
|
作者
Wei, Hongling [1 ]
Li, Hongyan [1 ]
Chen, Mingying [1 ]
机构
[1] East Univ Heilongjiang, Dept Mechatron Engn, Harbin, Peoples R China
关键词
data encryption; hardware; FPGA; AES;
D O I
10.1109/ICMCCE51767.2020.00353
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
With the rapid development of the information society, network information security has attracted more attention. Traditional software encryption technology is becoming more and more difficult to ensure people's information security. How to quickly and efficiently ensure people's information security has become one of the key projects studied by scholars. Under this background, this paper designs a simple advanced encryption standard AES FPGA hardware implementation. The content includes the hardware structure design of AES encryption algorithm, comprehensive wiring with Quartus II 13.0, and simulation verification on Modelsim se 10.5.
引用
收藏
页码:1611 / 1614
页数:4
相关论文
共 50 条
  • [41] A new ASIC implementation of an advanced encryption standard (AES) crypto-hardware accelerator
    Ahmad, Nabihah
    Hasan, S. M. Rezaul
    [J]. MICROELECTRONICS JOURNAL, 2021, 117
  • [42] FPGA design and celerity implementation of AES algorithm
    Dept. of Graduate Management, Air Force Radar Academy, Wuhan 430019, China
    不详
    [J]. Xi Tong Cheng Yu Dian Zi Ji Shu/Syst Eng Electron, 2007, 10 (1773-1776):
  • [43] Multiple Lookup Table-Based AES Encryption Algorithm Implementation
    Gong, Jin
    Liu, Wenyi
    Zhang, Huixin
    [J]. 2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL II, 2010, : 212 - 214
  • [44] Comparison of various strategies of implementation of the algorithm of encryption AES on FPGA.
    Perez, Oscar
    Berviller, Yves
    Tanougast, Camel
    Weber, Serge
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 3278 - +
  • [45] Multiple Lookup Table-Based AES Encryption Algorithm Implementation
    Gong, Jin
    Liu, Wenyi
    Zhang, Huixin
    [J]. INTERNATIONAL CONFERENCE ON SOLID STATE DEVICES AND MATERIALS SCIENCE, 2012, 25 : 842 - 847
  • [46] AES embedded hardware implementation
    Mourad, Ould-Cheikh
    Lotfy, Si-Mohamed
    Noureddine, Mehallegue
    Ahmed, Bouridane
    Camel, Tanougast
    [J]. NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 103 - +
  • [47] VLSI architecture and FPGA implementation of ice encryption algorithm
    Fournaris, AP
    Sklavos, N
    Koufopavlou, O
    [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 88 - 91
  • [48] High-performance Hardware Architecture Design and Implementation of Ed25519 Algorithm
    Yu Bin
    Huang Hai
    Liu Zhiwei
    Zhao Shilei
    Na Ning
    [J]. JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (07) : 1821 - 1827
  • [49] An open-source, efficient and parameterizable hardware implementation of the AES algorithm
    Nacci, A. A.
    Rana, V.
    Sciuto, D.
    Santambrogio, M. D.
    [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA), 2014, : 85 - 92
  • [50] Efficient Hardware Implementation of Image Watermarking Using DWT and AES Algorithm
    Singh, Gulroz
    Lamba, Mankirat Singh
    [J]. PROCEEDINGS OF THE 2015 39TH NATIONAL SYSTEMS CONFERENCE (NSC), 2015,