General architecture for hardware implementation of Genetic Algorithm

被引：0
|
作者：
Tachibana, Tatsuhiro [1 ]
Murata, Yoshihiro [1 ]
Shibata, Naoki [2 ]
Yasumoto, Keiichi [1 ]
Ito, Minoru [1 ]
机构：
[1] Nara Inst Sci & Technol, Nara 6300192, Japan
[2] Shiga Univ, Shiga 5228522, Japan
来源：
FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：291 / +
页数：2
相关论文
共 50 条
  • [31] Hardware architecture for genetic algorithms
    Nedjah, N
    Mourelle, LDM
    [J]. INNOVATIONS IN APPLIED ARTIFICIAL INTELLIGENCE, 2005, 3533 : 554 - 556
  • [32] A HARDWARE IMPLEMENTATION OF AN AUTOREGRESSIVE ALGORITHM
    SMITH, MR
    SMIT, TJ
    NICHOLS, SW
    NICHOLS, ST
    ORBAY, H
    CAMPBELL, K
    [J]. MEASUREMENT SCIENCE AND TECHNOLOGY, 1990, 1 (10) : 1000 - 1006
  • [33] An architecture for a hardware implementation of the OSPF protocol
    Abou-Gabal, M
    Peterkin, R
    Ionescu, D
    [J]. COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2004, : 109 - 114
  • [34] Efficient Hardware Implementation of CORDIC-Based Symbol Detector for GSM MIMO Systems: Algorithm and Hardware Architecture
    Lu, Hoang-Yang
    Yen, Mao-Hsu
    Chang, Che-Wei
    Cheng, Chung-Wei
    Hsu, Tzu-Ching
    Lin, Yu-Chi
    [J]. IEEE ACCESS, 2022, 10 : 114232 - 114241
  • [35] Evolvable Hardware Architecture Using Genetic Algorithm for Distributed Arithmetic FIR Filter
    Krishnaveni, K.
    Ranjith, C.
    Rani, S. P. Joy Vasantha
    [J]. ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2016, 2017, 517 : 295 - 304
  • [36] A high-performance hardware implementation of a survival-based genetic algorithm
    Shackleford, B
    Okushi, E
    Yasuda, M
    Koizumi, H
    Seo, K
    Iwamoto, T
    Yasuura, H
    [J]. PROGRESS IN CONNECTIONIST-BASED INFORMATION SYSTEMS, VOLS 1 AND 2, 1998, : 686 - 691
  • [37] HARDWARE DESIGN AND IMPLEMENTATION OF GENETIC ALGORITHM FOR THE CONTROLLER OF A DC TO DC BOOST CONVERTER
    Yap, Roderick
    Lam, Kevin
    Bugayong, Rovi
    Hernandez, Edward
    De Guzman, Joey
    [J]. JURNAL TEKNOLOGI, 2016, 78 (5-7): : 117 - 122
  • [38] Hardware Implementation of a Real-time Genetic Algorithm for Adaptive Filtering Applications
    Merabti, Hocine
    Massicotte, Daniel
    [J]. 2014 IEEE 27TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2014,
  • [39] Hardware Architecture and FPGA Implementation of a Parallel Elitism-based Compact Genetic Algorihm
    Jewajinda, Yutana
    Chongstitvatana, Prabhas
    [J]. TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 1606 - +
  • [40] Efficient hardware implementation of a CRYPTO-MEMORY based on AES algorithm and SRAM architecture
    Labbé, A
    Pérez, A
    Portal, JM
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 637 - 640
12345