The Hardware Implementation of a Novel Genetic Algorithm

被引:0
|
作者
Zhu, Zhenhuan [1 ]
Mulvaney, David [1 ]
Chouliaras, Vassilios [1 ]
机构
[1] Univ Loughborough, Dept Elect & Elect Engn, Loughborough LE11 3TU, Leics, England
关键词
Genetic algorithms; hardware-based machine learning;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper presents a novel genetic algorithm, termed the Optimum Individual Monogenetic Algorithm (OIMGA) and describes its hardware implementation. As the monogenetic strategy retains only the optimum individual, the memory requirement is dramatically reduced and no crossover circuitry is needed, thereby ensuring the requisite silicon area is kept to a minimum. Consequently, depending on application requirements, OIMGA allows the investigation of solutions that warrant either larger GA populations or individuals of greater length. The results given in this paper demonstrate that both the performance of OIMGA and its convergence time are superior to those of existing hardware GA implementations. Local convergence is achieved in OIMGA by retaining elite individuals, while population diversity is ensured by continually searching for the best individuals in fresh regions of the search space.
引用
收藏
页码:173 / 178
页数:6
相关论文
共 50 条
  • [21] Hardware Implementation of a Real-time Genetic Algorithm for Adaptive Filtering Applications
    Merabti, Hocine
    Massicotte, Daniel
    [J]. 2014 IEEE 27TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2014,
  • [22] A novel pipeline based FPGA implementation of a genetic algorithm
    Thirer, Nonel
    [J]. MACHINE INTELLIGENCE AND BIO-INSPIRED COMPUTATION: THEORY AND APPLICATIONS VIII, 2014, 9119
  • [23] THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION
    Fabera, V.
    Musil, T.
    Rada, J.
    [J]. NEURAL NETWORK WORLD, 2017, 27 (06) : 541 - 555
  • [24] Hardware Implementation of ADABOOST ALGORITHM and Verification
    Shi, Yuehua
    Zhao, Feng
    Zhang, Zhong
    [J]. 2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3, 2008, : 343 - 346
  • [25] A hardware implementation in FPGA of the Rijndael algorithm
    Chitu, C
    Chien, D
    Chien, C
    Verbauwhede, I
    Chang, F
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
  • [26] An optimized hardware implementation of the CORDIC algorithm
    Lyu, Fei
    Wu, Chaoran
    Wang, Yuxuan
    Pan, Hongbing
    Wang, Yu
    Luo, Yuanyong
    [J]. IEICE ELECTRONICS EXPRESS, 2022, 19 (21)
  • [27] A Novel Hardware-Software Co-Design and Implementation of the HOG Algorithm
    Ghaffari, Sina
    Soleimani, Parastoo
    Li, Kin Fun
    Capson, David W.
    [J]. SENSORS, 2020, 20 (19) : 1 - 21
  • [28] A Hardware Implementation of Simon Cryptography Algorithm
    Feizi, Soheil
    Ahmadi, Arash
    Nemati, Ali
    [J]. 2014 4TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), 2014, : 245 - 250
  • [29] Hardware implementation of the subdivision loop algorithm
    del Río, A
    Bóo, M
    Amor, M
    Bruguera, JD
    [J]. PROCEEDINGS OF THE 28TH EUROMICRO CONFERENCE, 2002, : 189 - 197
  • [30] Hardware Implementation of the Improved Trellis Algorithm
    Ha, JeongMok
    Jeong, Hong
    [J]. 2012 6TH INTERNATIONAL CONFERENCE ON NEW TRENDS IN INFORMATION SCIENCE, SERVICE SCIENCE AND DATA MINING (ISSDM2012), 2012, : 108 - 111