Hardware Implementation of ADABOOST ALGORITHM and Verification

被引：6

作者：

Shi, Yuehua ^{[1
]}

Zhao, Feng ^{[1
]}

Zhang, Zhong ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai, Peoples R China

来源：

2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3 | 2008年

关键词：

D O I：

10.1109/WAINA.2008.92

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Adaboost algorithm is difficult to implement on embedded platform for real-time face detection by software due to its high computation load and data throughput. This article presents a cell array architecture using parallel technology. Detection procedure can be greatly speeded up with its multi-pipeline. Besides it makes use of the continuity of image data to decrease the accesses to RAM This article uses Electronic System Level (ESL) tools to develop and simulate a cycle-accurate model of the cell array architecture. The result shows that cell array architecture with 200MHz clock can process 12 million HAAR features per second and detect faces on a 176*144 image at the frame rate of 103 frames per second, which is 14 times speedup compared with software implementation.

引用

页码：343 / 346

页数：4

共 50 条

[41] Hardware Implementation of Hierarchical Temporal Memory Algorithm
Li, Weifu
Franzon, Paul
[J]. 2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 133 - 138
[42] Hardware Implementation of Hierarchical Temporal Memory Algorithm
Li, Weifu
Franzon, Paul
Dey, Sumon
Schabel, Joshua
[J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (01)
[43] MOTION ESTIMATION ALGORITHM FOR SCALABLE HARDWARE IMPLEMENTATION
Konieczny, Jacek
Luczak, Adam
[J]. PCS: 2009 PICTURE CODING SYMPOSIUM, 2009, : 253 - 256
[44] Hardware implementation of the MD5 algorithm
Pamula, D.
Ziebinski, A.
[J]. IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2009), PROCEEDINGS, 2009, : 45 - 50
[45] Decimal Square Root: Algorithm and Hardware Implementation
Hosseiny, Adel
Jaberipur, Ghassem
[J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2016, 35 (12) : 4195 - 4219
[46] HARDWARE IMPLEMENTATION OF A NEW PHASE MEASUREMENT ALGORITHM
MAHMUD, SM
MAHMUD, NB
VISHNUBHOTLA, SR
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1990, 39 (02) : 331 - 334
[47] A hardware implementation of speaker verification using support vector machine
Chung, YW
Hwang, BH
Choi, WY
Moon, DS
Pan, SB
Chung, SH
[J]. SAM '04: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SECURITY AND MANAGEMENT, 2004, : 353 - 358
[48] Whale Algorithm for Image Processing, A Hardware Implementation
Zakerhaghighi, Mohammad Reza
Naji, Hamid Reza
[J]. 2013 8TH IRANIAN CONFERENCE ON MACHINE VISION & IMAGE PROCESSING (MVIP 2013), 2013, : 355 - 359
[49] Hardware Implementation of Census Stereo Matching Algorithm
Qiao, Shijie
Yang, Jiawei
Meng, Lei
Yan, Shuo
[J]. 2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
[50] Hardware Implementation of KLMS Algorithm using FPGA
Ren, Xiaowei
Ren, Pengju
Chen, Badong
Min, Tai
Zheng, Nanning
[J]. PROCEEDINGS OF THE 2014 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2014, : 2276 - 2281

← 1 2 3 4 5 →