Quadruple voltage mixed quenching and active resetting circuit in 150 nm CMOS for an external SPAD

被引:0
|
作者
Dervic, Alija [1 ]
Goll, Bernhard [1 ]
Zimmermann, Horst [1 ]
机构
[1] Vienna Univ Technol, Inst Electrodynam Mircowave & Circuit Engn, Vienna, Austria
关键词
mixed quenching circuit; active resetting circuit; SPAD; photon counting; CMOS; dead-time controllability;
D O I
10.1109/ddecs50862.2020.9095565
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An integrated quadruple voltage mixed quenching, and active resetting circuit (Q(2)RC) in a 150 nm CMOS process is presented in this paper. The Q(2)RC features an excess-bias voltage of 7.2 V, which is four times the 1.8 V supply voltage. The dead time can be adjusted from 7 ns to 29 ns, which corresponds to the count rate range from 34 Mcps to 142 Mcps. Post-layout simulation results for an external SPAD with an equivalent parasitic capacitance of 4 pF are reported. The achieved quenching time of the Q(2)RC is 1.75 ns, which results in 4.05 GV/s quenching slew rate, while the delay time is 1.1 ns, and the resetting time is 2.55 ns.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Transient measurements and mixed quenching, active resetting circuit for SPAD in 0.35 μm high-voltage CMOS for achieving 218 Mcps
    Dervic, Alija
    Goll, Bernhard
    Steindl, Bernhard
    Zimmermann, Horst
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 819 - 822
  • [2] Integrated High Voltage Active Quenching Circuit in 150nm CMOS Technology
    Jungwirth, Martin
    Dervic, Alija
    Zimmermann, Horst
    2020 AUSTROCHIP WORKSHOP ON MICROELECTRONICS (AUSTROCHIP), 2020, : 53 - 56
  • [3] Fully-integrated SPAD active quenching/resetting circuit in high-voltage 0.35-μm CMOS for reaching PDP saturation at 650 nm
    Dervic, Alija
    Poushi, Saman Kohneh
    Zimmermann, Horst
    2021 24TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2021, : 1 - 5
  • [4] An Ultrafast Active Quenching Circuit for SPAD in CMOS 28nm FDSOI Technology
    Lakeh, Mohammadreza Dolatpoor
    Kammerer, Jean-Baptiste
    Uhring, Wilfried
    Schell, Jean-Baptiste
    Calmon, Francis
    2020 IEEE SENSORS, 2020,
  • [5] High Slew-Rate Quadruple-Voltage Mixed-Quenching Active-Resetting Circuit for SPADs in 0.35-μm CMOS for Increasing PDP
    Dervic A.
    Hofbauer M.
    Goll B.
    Zimmermann H.
    IEEE Solid-State Circuits Letters, 2021, 4 : 18 - 21
  • [6] Compact CMOS active quenching/recharge circuit for SPAD arrays
    Vornicu, Ion
    Carmona-Galan, Ricardo
    Perez-Verdu, Belen
    Rodriguez-Vazquez, Angel
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (04) : 917 - 928
  • [7] SPAD Mixed-Quenching Circuit in 0.35-μm CMOS for Achieving a PDP of 39.2% at 854 nm
    Dervic, Alija
    Zimmermann, Horst
    2022 29TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2022), 2022, : 116 - 119
  • [8] An Active Quenching Circuit for a Native 3D SPAD Pixel in a 28 nm CMOS FDSOI Technology
    Lakeh, Mohammadreza Dolatpoor
    Kammerer, Jean-Baptiste
    Schell, Jean-Baptiste
    Issartel, Dylan
    Calmon, Francis
    Cathelin, Andreia
    Uhring, Wilfried
    2021 19TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2021,
  • [9] A 150nm fully integrated active quenching circuit driving custom technology SPAD at 250Mcps
    Giudici, Andrea
    Acconcia, Giulia
    Labanca, Ivan
    Ghioni, Massimo
    Rech, Ivan
    EMERGING IMAGING AND SENSING TECHNOLOGIES FOR SECURITY AND DEFENCE VII, 2022, 12274
  • [10] Integrated Fast-Sensing Triple-Voltage SPAD Quenching/Resetting Circuit for Increasing PDP
    Dervic, Alija
    Hofbauer, Michael
    Goll, Bernhard
    Zimmermann, Horst
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2021, 33 (03) : 139 - 142