Voltage Clamping Requirements for ESD Protection of Inputs in 90nm CMOS Technology

被引：0
|
作者：
Lee, Jeffrey [1 ]
Rosenbaum, Elyse [1 ]
机构：
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
来源：
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008 | 2008年
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
ESD reliability of MOS gate dielectrics and of input circuitry is investigated for a 90nm CMOS technology. Performance degradation is observed at voltages lower than the breakdown voltage. It is found that the input transistor gate dielectric breakdown voltage depends strongly on the source-body voltage and, consequently, on the input circuit design.
引用
收藏
页码：50 / 58
页数：9
相关论文
共 50 条
  • [21] Power-delay metrics revisited for 90nm CMOS technology
    Sengupta, D
    Saleh, R
    6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 291 - 296
  • [22] A Flipped Voltage Follower Based Analog Multiplier In 90nm CMOS Process
    Satapathy, Amarjyoti
    Maity, Subir Kumar
    Mandal, Sushanta K.
    2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER ENGINEERING AND APPLICATIONS (ICACEA), 2015, : 628 - 631
  • [23] Reliability Study of the 90nm CMOS Inverter
    Hadi, Dayanasari Abdul
    Soin, Norhayati
    Hatta, S. F. Wan Muhamad
    ENABLING SCIENCE AND NANOTECHNOLOGY, 2011, 1341 : 181 - 184
  • [24] Product reliability in 90nm CMOS and beyond
    Turner, AA
    2005 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2005, : 163 - 167
  • [25] An illustration of 90nm CMOS layout on PC
    Sicard, E
    Ben Dhia, S
    ICCDCS 2004: Fifth International Caracas Conference on Devices, Circuits and Systems, 2004, : 315 - 318
  • [26] Performance Analysis and Simulation of Spiral and Active Inductor in 90nm CMOS Technology
    Sayem, Ahmed S.
    Rashid, Sakera
    Akter, Sohely
    Faruqe, Omar
    Hossam-E-Haider, Md
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT), 2018, : 570 - 575
  • [27] Delaying forever: Uniaxial strained silicon transistors in a 90nm CMOS technology
    Mistry, K
    Armstrong, M
    Auth, C
    Cea, S
    Coan, T
    Ghani, T
    Hoffmann, T
    Murthy, A
    Sandford, J
    Shaheed, R
    Zawadzki, K
    Zhang, K
    Thompson, S
    Bohr, M
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 50 - 51
  • [28] Design and Challenges of Passive UHF RFID Tag in 90nm CMOS Technology
    Hong, Yang
    Chan, Chi Fat
    Guo, Jianping
    Ng, Yuen Sum
    Shi, Weiwei
    Ho, Marco
    Leung, Lai Kan
    Leung, Ka Nang
    Choy, Chiu Sing
    Pun, Kong Pang
    EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 69 - 72
  • [29] Implementation of STDP for Spintronics based SNN using 90nm CMOS Technology
    Kuruvithadam, Rose Mary
    Nalesh, S.
    2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,
  • [30] A 60GHz fully differential LNA in 90nm CMOS technology
    Malignaggi, Andrea
    Hamidian, Amin
    Boeck, Georg
    INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2014, 6 (02) : 109 - 113
12345