Voltage Clamping Requirements for ESD Protection of Inputs in 90nm CMOS Technology

被引：0
|
作者：
Lee, Jeffrey [1 ]
Rosenbaum, Elyse [1 ]
机构：
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
来源：
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008 | 2008年
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
ESD reliability of MOS gate dielectrics and of input circuitry is investigated for a 90nm CMOS technology. Performance degradation is observed at voltages lower than the breakdown voltage. It is found that the input transistor gate dielectric breakdown voltage depends strongly on the source-body voltage and, consequently, on the input circuit design.
引用
收藏
页码：50 / 58
页数：9
相关论文
共 50 条
  • [31] Monolithically Integrated Silicon Nanophotonics Receiver in 90nm CMOS Technology Node
    Assefa, Solomon
    Pan, Huapu
    Shank, Steven
    Green, William M. J.
    Rylyakov, Alexander
    Schow, Clint
    Khater, Marwan
    Kamlapurkar, Swetha
    Kiewra, Edward
    Reinholm, Carol
    Topuria, Teya
    Rice, Philip
    Baks, Christian
    Vlasov, Yurii
    [J]. 2013 OPTICAL FIBER COMMUNICATION CONFERENCE AND EXPOSITION AND THE NATIONAL FIBER OPTIC ENGINEERS CONFERENCE (OFC/NFOEC), 2013,
  • [32] A Self-Calibrated Binary Weighted DAC in 90nm CMOS Technology
    Arbet, Daniel
    Nagy, Gabriel
    Stopjakova, Viera
    Gyepes, Gabor
    [J]. 2014 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS PROCEEDINGS - MIEL 2014, 2014, : 383 - 386
  • [33] High speed, high gain OTA in a digital 90nm CMOS technology
    Berntsen, Oyvind
    Wulff, Carsten
    Ytterdal, Trond
    [J]. Norchip 2005, Proceedings, 2005, : 129 - 132
  • [34] Analysis and Evaluation of Charge-pumps Realizable in 90nm CMOS Technology
    Nagy, Gabriel
    Stopjakova, Viera
    Arbet, Daniel
    [J]. 2014 24TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA 2014), 2014,
  • [35] Power Management Controller for Automotive MCU Applications in 90nm CMOS Technology
    Mansano, Andre
    Boas, Andre Vilas
    Olmos, Alfredo
    Pietri, Stefano
    Soldera, Jefferson D. B.
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2545 - 2548
  • [36] Design of a Voltage Reference Circuit Based on Subthreshold and Triode MOSFETs in 90nm CMOS
    Mohammed, Mahmood
    Abugharbieh, Khaldoon
    Abdelfattah, Mahmoud
    Kawar, Sanad
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
  • [37] A 5GS/s Voltage-to-Time Converter in 90nm CMOS
    Macpherson, Andrew R.
    Townsend, Kenneth A.
    Haslett, James W.
    [J]. 2009 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2009), 2009, : 254 - 257
  • [38] A new failure mechanism of gate-grounded MOSFET ESD device in 90nm technology
    Zhang, Li-Fei
    Liao, Chin-Chang
    Liu, Wei
    Wong, Waisum
    [J]. 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 507 - 509
  • [39] The Stability Performance Analysis of SRAM Cell Topologies in 90nm and 130nm CMOS technology
    Gaadhe, Ajjay
    Shirode, Ujwal
    Kanphade, Rajendra
    [J]. 2021 INTERNATIONAL CONFERENCE ON EMERGING SMART COMPUTING AND INFORMATICS (ESCI), 2021, : 733 - 736
  • [40] A 20GSps Track-and-Hold Circuit in 90nm CMOS Technology
    Kai, Tang
    Qiao, Meng
    [J]. 2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 237 - 240
12345