Voltage Clamping Requirements for ESD Protection of Inputs in 90nm CMOS Technology

被引：0
|
作者：
Lee, Jeffrey [1 ]
Rosenbaum, Elyse [1 ]
机构：
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
来源：
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008 | 2008年
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
ESD reliability of MOS gate dielectrics and of input circuitry is investigated for a 90nm CMOS technology. Performance degradation is observed at voltages lower than the breakdown voltage. It is found that the input transistor gate dielectric breakdown voltage depends strongly on the source-body voltage and, consequently, on the input circuit design.
引用
收藏
页码：50 / 58
页数：9
相关论文
共 50 条
  • [41] A Low Voltage 6T SRAM Cell Design and Analysis Using Cadence 90nm And 45nm CMOS Technology
    Kalpana, T.
    Reddy, Challa Lakshmi
    Saranya, Bandaru
    Naveen, Poluboyina
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 188 - 194
  • [42] Characterization and model enablement of high-frequency noise in 90nm CMOS technology
    Jin, Zhenrong
    Li, Hongmei
    Sweeney, Susan
    Allamraju, Radhika
    Greenberg, David
    Jagannanthan, Basanth
    Parker, Scott
    Tian, Xiaowei
    NOISE AND FLUCTUATIONS IN CIRCUITS, DEVICES, AND MATERIALS, 2007, 6600
  • [43] Modeling of STI-induced stress phenomena in CMOS 90nm Flash technology
    Fantini, P
    Giuga, G
    Schippers, S
    Marmiroli, A
    Ferrari, G
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 401 - 404
  • [44] A 0.4 V Bulk-input Pseudo Amplifier in 90nm CMOS Technology
    Ahmadpour, A.
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 301 - 304
  • [45] Low Power FPAA Design Based on OTA Using 90nm CMOS technology
    Mahmoud, Soliman
    Ali, Kareem
    Rabea, Mahmoud
    Amgad, Abdallah
    Adel, Ahmed
    Nasser, Ahmed
    Mohamed, Hussien
    Ismail, Yehea
    2011 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2011,
  • [46] A new single-photon avalanche diode in 90nm standard CMOS technology
    Karami, Mohammad Azim
    Gersbach, Marek
    Yoon, Hyung-June
    Charbon, Edoardo
    OPTICS EXPRESS, 2010, 18 (21): : 22158 - 22166
  • [47] A V-band CMOS 90nm PLL
    Chung, Yun-Rong
    Yu, Yueh-Hua
    Lu, Yun-Chih
    Chen, Yi-Jan Emery
    2014 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2014, : 1259 - 1261
  • [48] A 90nm CMOS direct conversion transmitter for WCDMA
    Yang, Xuemin
    Davierwalla, Anosh
    Mann, David
    Gard, Kevin G.
    2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 17 - +
  • [49] 10-bit segmented current steering DAC in 90nm CMOS technology
    Bringas, R., Jr.
    Dy, F.
    Gerasta, O. J.
    1ST INTERNATIONAL CONFERENCE IN APPLIED PHYSICS AND MATERIALS SCIENCE, 2015, 79
  • [50] A Broadband Doubler with Harmonic Rejection in 90nm CMOS
    Chen, Bo-Yu
    Hsiao, Yuan-Hung
    Wang, Huei
    2015 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2015, : 25 - 27
12345