Mechanical reliability evaluation of chip scale power package

被引:0
|
作者
Ghosh, Kaushik [1 ]
McCluskey, F. Patrick [1 ]
Temple, Victor A. K. [1 ]
机构
[1] Univ Maryland, Dept Mech Engn, CALCE EPSC, College Pk, MD 20742 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
ThinPak (TM) is a highly volumetrically efficient technology for packaging high power semiconductor devices for a wide range of applications. Its elimination of wirebonds lowers thermal and electrical resistivity and impedance, while its two sided solder attach enhances cooling, thus promising improved performance and reliability. In this study, the thermomechanical durability of the ThinPak (TM) module was investigated using physics-of-failure modeling and accelerated thermal cycle testing. Post-test analysis of samples indicated that failure! occurred first in the eutectic solder used to attach the ThinPak (TM) to the DBC substrate. The high lead solder in the ThinPak (TM) itself was very robust against failure. Viscoplastic stress analysis combined with Coffin-Manson damage modeling was used to quantify creep-fatigue accumulation. The failure criterion of a 20% increase in forward voltage drop was used in conjunction with stress analysis to assess the time to failure at the DBC/ThinPak (TM) interface. The calibrated constants for the fatigue ductility and exponent were then used to assess the life of the assembly for different temperature loading conditions.
引用
收藏
页码:77 / 85
页数:9
相关论文
共 50 条
  • [31] Reliability evaluation of chip scale packages by FEA and microDAC
    Auersperg, J
    Vogel, D
    Simon, J
    Schubert, A
    Michel, B
    DESIGN & RELIABILITY OF SOLDERS AND SOLDER INTERCONNECTIONS, 1997, : 439 - 445
  • [32] Reliability of chip scale packages under mechanical shock loading
    Mattila, T. T.
    Marjamaki, P.
    Nguyen, L.
    Kivilahti, J. K.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 584 - +
  • [33] Package-On-Package mechanical reliability characterization
    Amagai, Masazumi
    Suzuki, Yutaka
    Abe, Kenji
    Kim, YoungBae
    Sano, Hitoyuki
    2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 557 - 570
  • [34] Effect of EMC Properties on the Chip to Package Interaction (CPI) Reliability of Flip Chip Package
    Baick, In Hak
    Lee, Moon Soo
    Lee, Minwoo
    Kim, Byungwook
    Ha, Sang Su
    Jeong, Seong Won
    Kim, Min
    Pae, Sangwoo
    2017 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2017, : 26 - 28
  • [35] New generation wafer-level (chip scale) package technology delivers higher levels of power and reliability performance for power MOSFET devices
    Kasem, M
    Tjhia, E
    Chen, C
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 327 - 332
  • [36] Lead-free wafer level-chip scale package: Assembly and reliability
    Patwardhan, V
    Kelkar, N
    Nguyen, L
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1355 - 1358
  • [37] Flip-Chip Chip Scale Package (FCCSP) Process Characterization and Reliability of Coreless Thin Package with 7nm Si Technology
    De Mesa, Eduardo
    Wagner, Thomas
    Keser, Beth
    Proschwitz, Jan
    Waidhas, Bernd
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 266 - 270
  • [38] A parametric solder joint reliability model for wafer level-chip scale package
    Pitarresi, J
    Chaparala, S
    Sammakia, B
    Nguyen, L
    Patwardhan, V
    Zhang, L
    Kelkar, N
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1323 - 1328
  • [39] The influence of the chip-scale-package on the functioning and reliability of RF-MEMS switches
    Song Ming-Xin
    Zhu Min
    He Xun-Jun
    Yin Jing-Hua
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 626 - +
  • [40] CHIP SCALE PACKAGE - A LIGHTLY DRESSED LSI CHIP
    YASUNAGA, M
    BABA, S
    MATSUO, M
    MATSUSHIMA, H
    NAKAO, S
    TACHIKAWA, T
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1995, 18 (03): : 451 - 457