Mechanical reliability evaluation of chip scale power package

被引:0
|
作者
Ghosh, Kaushik [1 ]
McCluskey, F. Patrick [1 ]
Temple, Victor A. K. [1 ]
机构
[1] Univ Maryland, Dept Mech Engn, CALCE EPSC, College Pk, MD 20742 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
ThinPak (TM) is a highly volumetrically efficient technology for packaging high power semiconductor devices for a wide range of applications. Its elimination of wirebonds lowers thermal and electrical resistivity and impedance, while its two sided solder attach enhances cooling, thus promising improved performance and reliability. In this study, the thermomechanical durability of the ThinPak (TM) module was investigated using physics-of-failure modeling and accelerated thermal cycle testing. Post-test analysis of samples indicated that failure! occurred first in the eutectic solder used to attach the ThinPak (TM) to the DBC substrate. The high lead solder in the ThinPak (TM) itself was very robust against failure. Viscoplastic stress analysis combined with Coffin-Manson damage modeling was used to quantify creep-fatigue accumulation. The failure criterion of a 20% increase in forward voltage drop was used in conjunction with stress analysis to assess the time to failure at the DBC/ThinPak (TM) interface. The calibrated constants for the fatigue ductility and exponent were then used to assess the life of the assembly for different temperature loading conditions.
引用
收藏
页码:77 / 85
页数:9
相关论文
共 50 条
  • [11] Effects of lead bonding process on reliability of chip scale package
    Lee, YJ
    Eyre, MW
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1392 - 1397
  • [12] Chip scale package (CSP) solder joint reliability and modeling
    Amagai, M
    2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 216 - 223
  • [13] Reliability and failure mechanism of chip scale package on laminate technology
    Illyefalvi-Vitéz, Z
    Németh, P
    Bojta, P
    2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 423 - 428
  • [14] Chip Scale Package (CSP) solder joint reliability and modeling
    Amagai, M
    1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, : 260 - 268
  • [15] Reliability study of the laminate-based flip-chip chip scale package
    Matsuda, Y
    Takai, T
    Okada, Y
    Lall, P
    Koehler, C
    Tessler, T
    Olsen, D
    2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 40 - 44
  • [16] Solder joint reliability evaluation of chip scale package using a modified Coffin-Manson equation
    Shohji, I
    Mori, H
    Orii, Y
    MICROELECTRONICS RELIABILITY, 2004, 44 (02) : 269 - 274
  • [17] Evaluation for UV Laser Dicing Process and its Reliability for Various Designs of Stack Chip Scale Package
    Kim, DoHyung
    Kim, YoonJoo
    Seong, KyeongSool
    Song, JaeKyu
    Kim, BongChan
    Hwang, ChanHa
    Lee, ChoonHeong
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1531 - 1536
  • [18] Chip Package Interaction and Mechanical Reliability Impact on Cu/ultra low-k Interconnects in Flip Chip Package
    Uchibori, Chihiro J.
    Zhang, Xuefeng
    Ho, Paul S.
    Nakamura, T.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1211 - +
  • [19] Mechanical Analysis and Reliability Enhancement of a Proximity Communication Flip Chip Package
    Guenin, Bruce
    Shi, Jing
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 194 - 199
  • [20] Thermal and mechanical loading effects on the reliability of organic flip chip package
    Goh, TJ
    JOURNAL OF ELECTRONIC PACKAGING, 2001, 123 (01) : 83 - 87