Evaluation for UV Laser Dicing Process and its Reliability for Various Designs of Stack Chip Scale Package

被引:8
|
作者
Kim, DoHyung [1 ]
Kim, YoonJoo [1 ]
Seong, KyeongSool [1 ]
Song, JaeKyu [1 ]
Kim, BongChan [1 ]
Hwang, ChanHa [1 ]
Lee, ChoonHeong [1 ]
机构
[1] Amkor Technol Korea Inc, Applicat Package Dev Team, R&D Ctr, Seoul 133706, South Korea
关键词
D O I
10.1109/ECTC.2009.5074216
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the semiconductor market, the trend of packaging for die stacking technology moves to high density with thinner chips and higher capacity of memory devices. Moreover, the wafer sawing process is becoming more important for thin wafer, because its process speed tends to affect sawn quality and yield. ULK (Ultra low-k) device could require laser grooving application to reduce the stress during wafer sawing. Furthermore under 75um-thick thin low-k wafer is not easy to use the laser grooving application. So, UV laser dicing technology that is very useful tool for Si wafer was selected as full cut application, which has been being used on low-k wafer as laser grooving method. Therefore, this laser full cut application is emerging to respond wafer sawing method for ultra thin wafer as well as thin ULK wafer. Laser full cut application shows higher process speed than diamond blade saw so that there can be the merit for productivity. And quality problems of conventional blade dicing such as top side chipping, back side chipping and lateral crack can be reduced with this technology. In this study, laser full cut application was evaluated whether this would be applicable to mass production and checked its reliability like T/C (temperature cycle) test with various designs of stack chip scale package by comparing result of the conventional diamond blade sawing method. And evaluations on various laser saw systems and processing methods were implemented to compare die breakage strength because its lower value could cause die broken or crack during the die attach or other processes. Also the productivity such as throughput for ultra thin wafer like less than 75um thickness was analyzed to find the best wafer sawing process which is feasible for mass production.
引用
收藏
页码:1531 / 1536
页数:6
相关论文
共 12 条
  • [1] Silicone, chip scale package, and its reliability
    Lee, YJ
    FIFTH ANNUAL PAN PACIFIC MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2000, : 345 - 353
  • [2] Mechanical reliability evaluation of chip scale power package
    Ghosh, Kaushik
    McCluskey, F. Patrick
    Temple, Victor A. K.
    ELECTRONIC AND PHOTONIC PACKAGING, INTEGRATION AND PACKAGING OF MICRO/NANO/ELECTRONIC SYSTEMS, 2005, : 77 - 85
  • [3] Effects of lead bonding process on reliability of chip scale package
    Lee, YJ
    Eyre, MW
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1392 - 1397
  • [4] Board level reliability of various stacked die chip scale package configurations
    Carson, F
    Zahn, B
    Mitchell, D
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 894 - 899
  • [5] A study on the characteristic of UV cured die-attach films in stack CSP (Chip scale package)
    Chung, CL
    Fu, SL
    Lin, T
    Lu, A
    Ho, M
    Kuo, D
    Chou, S
    ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 365 - 368
  • [6] Flip-Chip Chip Scale Package (FCCSP) Process Characterization and Reliability of Coreless Thin Package with 7nm Si Technology
    De Mesa, Eduardo
    Wagner, Thomas
    Keser, Beth
    Proschwitz, Jan
    Waidhas, Bernd
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 266 - 270
  • [7] Flip chip assembly process development, reliability assessment and process characterization for polymer stud grid array-chip scale package
    Paydenkar, CS
    Jefferson, FG
    Baldwin, DF
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 782 - 789
  • [8] An extremely thin BGA format chip-scale package and its board level reliability
    Yoshida, A
    Kim, YH
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1335 - 1340
  • [9] Solder joint reliability evaluation of chip scale package using a modified Coffin-Manson equation
    Shohji, I
    Mori, H
    Orii, Y
    MICROELECTRONICS RELIABILITY, 2004, 44 (02) : 269 - 274
  • [10] Laser Drilling & Plasma Descum Employed In The Process of Wafer-Level Chip Scale Package(WLCSP)
    Huang, Jack
    2022 17TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2022,