Mechanical reliability evaluation of chip scale power package

被引:0
|
作者
Ghosh, Kaushik [1 ]
McCluskey, F. Patrick [1 ]
Temple, Victor A. K. [1 ]
机构
[1] Univ Maryland, Dept Mech Engn, CALCE EPSC, College Pk, MD 20742 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
ThinPak (TM) is a highly volumetrically efficient technology for packaging high power semiconductor devices for a wide range of applications. Its elimination of wirebonds lowers thermal and electrical resistivity and impedance, while its two sided solder attach enhances cooling, thus promising improved performance and reliability. In this study, the thermomechanical durability of the ThinPak (TM) module was investigated using physics-of-failure modeling and accelerated thermal cycle testing. Post-test analysis of samples indicated that failure! occurred first in the eutectic solder used to attach the ThinPak (TM) to the DBC substrate. The high lead solder in the ThinPak (TM) itself was very robust against failure. Viscoplastic stress analysis combined with Coffin-Manson damage modeling was used to quantify creep-fatigue accumulation. The failure criterion of a 20% increase in forward voltage drop was used in conjunction with stress analysis to assess the time to failure at the DBC/ThinPak (TM) interface. The calibrated constants for the fatigue ductility and exponent were then used to assess the life of the assembly for different temperature loading conditions.
引用
收藏
页码:77 / 85
页数:9
相关论文
共 50 条
  • [1] Reliability of a Chip Scale package
    Greathouse, S
    Mahidhara, R
    Solberg, V
    DESIGN & RELIABILITY OF SOLDERS AND SOLDER INTERCONNECTIONS, 1997, : 415 - 418
  • [2] Effects of Underfill Materials and Thermal Cycling on Mechanical Reliability of Chip Scale Package
    Noh, Bo-In
    Yoon, Jeong-Won
    Jung, Seung-Boo
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (03): : 633 - 638
  • [3] Package and Chip Accelerated Aging Methods for Power MOSFET Reliability Evaluation
    Lin, Tingyou
    Su, Chauchin
    Hung, Chung-Chih
    Nidhi, Karuna
    Tu, Chily
    Huang, Shao-Chang
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1661 - 1666
  • [4] Chip Scale Package and assembly joint reliability
    Ghaffarian, Reza
    National Electronic Packaging and Production Conference-Proceedings of the Technical Program (West and East), 1999, 1 : 497 - 505
  • [5] Silicone, chip scale package, and its reliability
    Lee, YJ
    FIFTH ANNUAL PAN PACIFIC MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2000, : 345 - 353
  • [6] Ceramic chip scale package solder joint reliability
    Seyyedi, J
    Padgett, J
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2001, 13 (03) : 7 - 11
  • [7] On thermal stresses and reliability of a PBGA chip scale package
    Hong, BZ
    Su, LS
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 503 - 510
  • [8] Chip Scale Package (CSP) solder joint reliability and modeling
    Amagai, M
    MICROELECTRONICS RELIABILITY, 1999, 39 (04) : 463 - 477
  • [9] Effects of Chip Package Interaction on mechanical reliability of Cu interconnects
    Uchibori, Chihiro J.
    Xhang, Xuefeng
    Im, Sehyuk
    Ho, Paul S.
    Nakamura, Tomoji
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2007, 945 : 170 - +
  • [10] Systems approach for quality and reliability of chip scale package assembly
    California Inst of Technology, Pasadena, United States
    IEEE Aerosp Appl Conf Proc, (289-294):