共 9 条
- [1] Chip Scale package versus Direct Chip Attach (CSP vs DCA) 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 822 - 828
- [4] Modeling of moisture over-saturation and vapor pressure in die-attach film for stacked-die chip scale packages Journal of Materials Science: Materials in Electronics, 2016, 27 : 481 - 488
- [5] Evaluation for UV Laser Dicing Process and its Reliability for Various Designs of Stack Chip Scale Package 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1531 - 1536
- [8] Study on the effect of stack thickness during encapsulation of stacked-chip scale packages (S-CSP) Journal of Microelectronics and Electronic Packaging, 2008, 5 (02): : 62 - 67
- [9] BOARD LEVEL RELIABILITY STUDY OF NEXT GENERATION LARGE DIE WAFER LEVEL CHIP SCALE PACKAGE STRUCTURES 2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,