A study on the characteristic of UV cured die-attach films in stack CSP (Chip scale package)

被引:0
|
作者
Chung, CL [1 ]
Fu, SL [1 ]
Lin, T [1 ]
Lu, A [1 ]
Ho, M [1 ]
Kuo, D [1 ]
Chou, S [1 ]
机构
[1] I Shou Univ, Dept Mat Sci & Engineer, Kaohsiung 84008, Taiwan
关键词
substrate; B-stage; UV cured die-attach film; stack CSP; failure mechanism; process; and reliability;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a study on the relationship between UV cured die-attach film (UVDAF) characterizes, process design, and the failure mechanism of reliability test were reported. The novelty films were a multifunctional tape, which consists of the function for dicing tape and die bonding tape. It focused on investigation of the behavior under the JEDEC level 3 precondition conditions, pressure cook test (PCT) and thermal cycle test (TCT). Besides, the paper discusses the thermal history effect on the chemical stability of UVDAF for the reliability issue. For instance, initial crosslinkage temperature of UVDAF affect on effectually contact area after the die-mount process. The cure kinetic and thermal resistances of the UVDAF were analyzed by Differential Scanning Calorimetry (DSC) and Thermo gravimetric Analysis (TGA). The delamination surfaces were analysis by Scanning Acoustic Tomograph (SAT), Cross-section were scanned by electronic microscopy (SEM) and Optical Microscope (OM). The thermo-de formation and pressure-induced flow behaviors of UVDAF were evaluated by both penetration mode in Thermal Mechanical Analyzers (TMA) and dynamic mode in rheology test, respectively. Furthermore, OM and SEM results revealed that the chemical stability of UVDAF in process, from die-mount to molding, affect the final effectually adhesive area that obviously influenced the quality of stack CSP reliability.
引用
收藏
页码:365 / 368
页数:4
相关论文
共 9 条
  • [1] Chip Scale package versus Direct Chip Attach (CSP vs DCA)
    Arnold, R
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 822 - 828
  • [2] Thermal stress analysis and design optimization of direct chip attach (DCA) and chip scale package (CSP) in flip chip technology
    Liu, DS
    Ni, CY
    Tsay, TC
    Kao, CY
    ENGINEERING OPTIMIZATION, 2002, 34 (06) : 591 - 611
  • [3] Modeling of moisture over-saturation and vapor pressure in die-attach film for stacked-die chip scale packages
    Chen, Liangbiao
    Adams, Jeremy
    Chu, Hsing-Wei
    Fan, Xuejun
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2016, 27 (01) : 481 - 488
  • [4] Modeling of moisture over-saturation and vapor pressure in die-attach film for stacked-die chip scale packages
    Liangbiao Chen
    Jeremy Adams
    Hsing-Wei Chu
    Xuejun Fan
    Journal of Materials Science: Materials in Electronics, 2016, 27 : 481 - 488
  • [5] Evaluation for UV Laser Dicing Process and its Reliability for Various Designs of Stack Chip Scale Package
    Kim, DoHyung
    Kim, YoonJoo
    Seong, KyeongSool
    Song, JaeKyu
    Kim, BongChan
    Hwang, ChanHa
    Lee, ChoonHeong
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1531 - 1536
  • [6] Study on failure mechanism of PCT reliability for BT substrate based CSP (chip scale package)
    Chung, CL
    Fan, J
    Huang, ML
    Tsai, FJ
    JOURNAL OF ELECTRONIC PACKAGING, 2002, 124 (04) : 334 - 339
  • [7] A preliminary study on the thermal and mechanical performances of sintered nano-scale silver die-attach technology depending on the substrate metallization
    Le Henaff, F.
    Azzopardi, S.
    Deletage, J. Y.
    Woirgard, E.
    Bontemps, S.
    Joguet, J.
    MICROELECTRONICS RELIABILITY, 2012, 52 (9-10) : 2321 - 2325
  • [8] Study on the effect of stack thickness during encapsulation of stacked-chip scale packages (S-CSP)
    Abdullah, M. Khalil
    Abdullah, M.Z.
    Mujeebu, M.A.
    Kamaruddin, S.
    Ariff, Z.M.
    Journal of Microelectronics and Electronic Packaging, 2008, 5 (02): : 62 - 67
  • [9] BOARD LEVEL RELIABILITY STUDY OF NEXT GENERATION LARGE DIE WAFER LEVEL CHIP SCALE PACKAGE STRUCTURES
    Henttonen, Timo
    Mescher, Paul
    Scott, Doug
    Park, Han
    Ko, YongJae
    Engel, Kevin
    2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,