Verification of IP-Core based SoC's

被引:0
|
作者
Deshpande, Anil
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With rapid strides in Semiconductor processing technologies, the density of transistors on the die is increasing in line with Moore's law which in turn is increasing the complexity of the whole SoC design. With manufacturing yield and time-to-market schedules crucial for a SoC, it is important to select verification and analysis solutions that offer best possible performance, while minimizing iteration time and data volume. With the advent of cutting edge technology applications like set top boxes, HDTV, an increasingly evident need has been that of incorporating the SoC the whole system - on a single silicon i.e., Silicon On Chip (SoC) using standard IP-Cores. In an IP-Core based SoC design, a streamlined verification and analysis flow can contribute significantly to the success of a product. A strategy is devised for a more streamlined approach in IP-core based SoC verification which helps in smooth transition from design to chip tape-out stage.
引用
收藏
页码:433 / 436
页数:4
相关论文
共 50 条
  • [31] MCIP: High Configurable 8-bit Microcontroller IP-Core
    Mezzah, Ibrahim
    Chemali, Hamimi
    Mezzah, Samia
    Kermia, Omar
    Abdelmalek, Omar
    2015 SCIENCE AND INFORMATION CONFERENCE (SAI), 2015, : 1387 - 1390
  • [32] Nuts and bolts of core and SoC verification
    Albin, K
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 249 - 252
  • [33] Power Gating Verification of a Core in SOC
    Eranki, Saujanya
    Babulu, K.
    2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH, 2016, : 638 - 641
  • [34] DES-SRAM IP-core:: a SRAM embedding DES feature
    Labbé, A
    Portal, JM
    Pérez, A
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 11 - 14
  • [35] Time-to-Digital Converter IP-Core for FPGA at State of the Art
    Garzetti, Fabio
    Corna, Nicola
    Lusardi, Nicola
    Geraci, Angelo
    IEEE ACCESS, 2021, 9 : 85515 - 85528
  • [36] Formal Arbitration and Data Integrity Checking of a SpaceWire Router IP-Core
    Borchers, Kai
    2023 IEEE AEROSPACE CONFERENCE, 2023,
  • [37] A processor core synthesis system in IP-based SoC design
    Tomono, Naoki
    Kohara, Shunitsu
    Uchida, Jumpei
    Miyaoka, Yuichiro
    Togawa, Nozomu
    Yanagisawa, Masao
    Ohtsuki, Tatsuo
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 286 - 291
  • [38] A novel SoC platform based multi-IP verification and performance measurement
    IT and BT Building, Hanyang University, 17 Haendang-dong, Seongdong-gu, Seoul 133-791, Korea, Republic of
    Int. J. Inf. Commun. Technol., 2009, 1-2 (120-131):
  • [39] A Novel SoC Platform Based Multi-IP Verification and Performance Measurement
    Park, Joo-Yul
    Lee, So-Jin
    Chung, Ki-Seok
    ICED: 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, VOLS 1 AND 2, 2008, : 608 - 613
  • [40] Virtual SoC platform based orthogonal stimulus verification methodology for IP designs
    Yin L.
    Huang K.
    Zhang X.
    Meng J.
    Ge H.
    Yan X.
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2010, 22 (08): : 1399 - 1405