Verification of IP-Core based SoC's

被引:0
|
作者
Deshpande, Anil
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With rapid strides in Semiconductor processing technologies, the density of transistors on the die is increasing in line with Moore's law which in turn is increasing the complexity of the whole SoC design. With manufacturing yield and time-to-market schedules crucial for a SoC, it is important to select verification and analysis solutions that offer best possible performance, while minimizing iteration time and data volume. With the advent of cutting edge technology applications like set top boxes, HDTV, an increasingly evident need has been that of incorporating the SoC the whole system - on a single silicon i.e., Silicon On Chip (SoC) using standard IP-Cores. In an IP-Core based SoC design, a streamlined verification and analysis flow can contribute significantly to the success of a product. A strategy is devised for a more streamlined approach in IP-core based SoC verification which helps in smooth transition from design to chip tape-out stage.
引用
收藏
页码:433 / 436
页数:4
相关论文
共 50 条
  • [41] AIDI: an Adaptive Image Denoising FPGA-based IP-core for real-time applications
    Di Carlo, Stefano
    Prinetto, Paolo
    Rolfo, Daniele
    Trotta, Pascal
    2013 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2013, : 99 - 106
  • [42] Formation of IP-Core Libraries in the User IC Design Flow for FPGAs and RSoCs
    Khvatov V.M.
    Gavrilov S.V.
    Russian Microelectronics, 2022, 51 (7) : 567 - 572
  • [43] A support network forms for OpenVera SoC verification IP
    Maliniak, D
    ELECTRONIC DESIGN, 2001, 49 (23) : 36 - 36
  • [44] SoC infrastructure IP's
    Kao, CF
    Huang, SM
    Chen, CC
    Huang, IJ
    2005 EMERGING INFORMATION TECHNOLOGY CONFERENCE (EITC), 2005, : 41 - 44
  • [45] Assertion Based Verification of SGMII IP core incorporating AXI Transaction Verification Model
    Sebastian, Rini
    Mary, Silpa Rose
    Gayathri, M.
    Thomas, Anoop
    2015 INTERNATIONAL CONFERENCE ON CONTROL COMMUNICATION & COMPUTING INDIA (ICCC), 2015, : 585 - 588
  • [46] A system verification environment for mixed-signal SOC design based on IP bus
    Zhang, YH
    He, LN
    Xu, ZH
    Yan, XL
    Wang, LY
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 278 - 281
  • [47] On-the-Fly Parallel Processing IP-Core for Image Blur Detection, Compression, and Chaotic Encryption Based on FPGA
    Rezk, Ahmed A.
    Madian, Ahmed H.
    Radwan, Ahmed G.
    Soliman, Ahmed M.
    IEEE ACCESS, 2021, 9 : 82726 - 82746
  • [48] Cryptographically Secure Pseudo-Random Number Generator IP-Core Based on SHA2 Algorithm
    Baldanzi, Luca
    Crocetti, Luca
    Falaschi, Francesco
    Bertolucci, Matteo
    Belli, Jacopo
    Fanucci, Luca
    Saponara, Sergio
    SENSORS, 2020, 20 (07)
  • [49] 基于VHDL的DES加密算法IP-CORE设计与实现
    方亮
    内江科技, 2011, 32 (11) : 99 - 99
  • [50] 基于IP-core的64位PCI接口设计与实现
    王伟
    符权
    徐佩霞
    电子技术应用, 2008, 34 (07) : 130 - 134