Virtual SoC platform based orthogonal stimulus verification methodology for IP designs

被引：0
|
作者：
Yin L. [1 ]
Huang K. [1 ]
Zhang X. [1 ]
Meng J. [1 ]
Ge H. [1 ]
Yan X. [1 ]
机构：
[1] Institute of VLSI Design, Zhejiang University
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics | 2010年 / 22卷 / 08期
关键词：
IP function verification; Orthogonal classification; SoC simulation platform; Verification stimulus generation;
D O I：
10.3724/SP.J.1089.2010.10995
中图分类号：
学科分类号：
摘要：
In the traditional IP verification methodology, module-level verification platform and stimulus generation flow have problems in low efficiency and poor reusability. To resolve these problems, an orthogonal stimulus verification methodology based on a virtual SoC platform is proposed. The virtual SoC platform is composed of system-component function models and external-device behavior models, which are described by high-level abstraction modeling method. Based on the platform, an orthogonal classification method is adopted. It divided communication from computation and optimized two different stimulus generation flows, one is for IP communication interface verification and the other is for IP internal logic verification. The experimental results of several IPs show that the proposed methodology can remarkably improve IP verification efficiency and enhance IP verification reusability while reducing verification complexity.
引用
收藏
页码：1399 / 1405
页数：6
相关论文
共 10 条
  • [1] Yue H., Xu Y., Zhang Z., Et al., A simulation-based verification method for SoC bus system, Journal of Computer-Aided Design & Computer Graphics, 17, 10, pp. 2220-2226, (2005)
  • [2] Zhan W.F., Wang R., Zhang D.L., Et al., Bus-based IP reusable verification platform, Proceedings of Electron Devices and Solid-State Circuits, pp. 755-758, (2005)
  • [3] Wang R., Zhan W.F., Jiang G.S., Et al., Reuse issues in SoC verification platform, Proceedings of the 8th International Conference on Computer Supported Cooperative Work in Design, pp. 685-688, (2004)
  • [4] Shim H., Lee S.H., Woo Y.S., Et al., Cycle-accurate verification of AHB-based RTL IP with transaction-level system environment, Proceedings of International Symposium on VLSI Design, Automation and Test, VLSI-DAT, pp. 135-138, (2006)
  • [5] Park J.Y., Lee S.J., Chung K.S., A novel SoC platform based multi-IP verification and performance measurement, Proceedings of International Conference on Electronic Design, pp. 1-6, (2008)
  • [6] Jindal R., Jain K., Verification of transaction-level SystemC models using RTL testbenches, Proceedings of the 1st ACM and IEEE International Conference on Formal Methods and Models for Co-Design, pp. 199-203, (2003)
  • [7] Falconeri G., Naifer W., Romdhane N., Common reusable verification environment for BCA and RTL models, Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pp. 272-277, (2005)
  • [8] Bergeron J., Writing Testbenches: Functional Verification of HDL Models, (2002)
  • [9] Chen K., Experiment Design and Analysis, pp. 72-90, (2005)
  • [10] Matsumoto M., Nishimura T., Mersenne twister: A 623-dimensionally equidistributed uniform pseudo-random number generator, ACM Transactions on Modeling and Computer Simulation, 8, 1, pp. 3-30, (1998)
1