On Supporting Sequential Constraints for On-Chip Generation of Post-Silicon Validation Stimuli

被引：3
|
作者：
Shi, Xiaobing [1 ]
Nicolici, Nicola [1 ]
机构：
[1] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON, Canada
来源：
2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS) | 2014年
关键词：
D O I：
10.1109/ATS.2014.30
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Post-silicon validation plays a critical role in exposing design errors in early silicon prototypes. Its effectiveness is conditioned by in-system application of functionally-compliant stimuli for extensive periods of time. This is achieved by expanding on-the-fly randomized functional sequences, which are subjected to user-programmable constraints. In this paper we present a method to extend the existing work for on-chip generation of functionally-compliant randomized sequences with support for sequential constraints.
引用
收藏
页码：107 / 112
页数：6
相关论文
共 50 条
  • [11] Automatic Concolic Test Generation with Virtual Prototypes for Post-silicon Validation
    Cong, Kai
    Xie, Fei
    Lei, Li
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 303 - 310
  • [12] Efficient Post-Silicon Validation of Network-on-Chip using Wireless Links
    Rout, Sidhartha Sankar
    Basu, Kanad
    Deb, Sujay
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 371 - 376
  • [13] On Signal Tracing in Post-Silicon Validation
    Xu, Qiang
    Liu, Xiao
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 259 - 264
  • [14] Custom On-Chip Sensors for Post-Silicon Failing Path Isolation in the Presence of Process Variations
    Li, Min
    Davoodi, Azadeh
    Xie, Lin
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1591 - 1596
  • [15] Post-Silicon Validation, Debug and Diagnosis
    Mishra, Prabhat
    Fujita, Masahiro
    Singh, Virendra
    Tamarapalli, Nagesh
    Kumar, Sharad
    Mittal, Rajesh
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : LXIII - LXV
  • [16] Tutorial: Post-Silicon Validation and Diagnosis
    Basu, Kanad
    Kundu, Subhadip
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 9 - 10
  • [17] 3D on-chip networking technology based on post-silicon devices for future networks-on-chip.
    Fujita, Shinobu
    Nomura, Kumiko
    Abe, Keiko
    Lee, Thomas H.
    2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS, 2006, : 105 - 109
  • [18] Pattern Generation for Post-Silicon Timing Validation Considering Power Supply Noise
    Zhang, Tengteng
    Gao, Yukun
    Walker, D. M. H.
    2014 IEEE 23RD NORTH ATLANTIC TEST WORKSHOP (NATW), 2014, : 61 - 64
  • [19] Security Capsules: An Architecture for Post-Silicon Security Assertion Validation for Systems-on-Chip
    Raja, Subashree
    Bhamidipati, Padmaja
    Liu, Xiaobang
    Vemuri, Ranga
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 248 - 253
  • [20] Random Pattern Generation for Post-Silicon Validation of DDR3 SDRAM
    Yang, Hao-Yu
    Kuo, Shih-Hua
    Huang, Tzu-Hsuan
    Chen, Chi-Hung
    Lin, Chris
    Chao, Mango C. -T.
    2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,
12345