On Supporting Sequential Constraints for On-Chip Generation of Post-Silicon Validation Stimuli

被引:3
|
作者
Shi, Xiaobing [1 ]
Nicolici, Nicola [1 ]
机构
[1] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON, Canada
关键词
D O I
10.1109/ATS.2014.30
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Post-silicon validation plays a critical role in exposing design errors in early silicon prototypes. Its effectiveness is conditioned by in-system application of functionally-compliant stimuli for extensive periods of time. This is achieved by expanding on-the-fly randomized functional sequences, which are subjected to user-programmable constraints. In this paper we present a method to extend the existing work for on-chip generation of functionally-compliant randomized sequences with support for sequential constraints.
引用
收藏
页码:107 / 112
页数:6
相关论文
共 50 条
  • [41] Reversi: Post-Silicon Validation System for Modern Microprocessors
    Wagner, Ilya
    Bertacco, Valeria
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 307 - 314
  • [42] Post-Silicon Validation Opportunities, Challenges and Recent Advances
    Mitra, Subhasish
    Seshia, Sanjit A.
    Nicolici, Nicola
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 12 - 17
  • [43] Recent Trends on Post-silicon Validation and Debug: An Overview
    Agalya, R.
    Saravanan, S.
    2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), 2017, : 56 - 63
  • [44] Bug Localization Techniques for Effective Post-Silicon Validation
    Mitra, Subhasish
    Lin, David
    Hakim, Nagib
    Gardner, Don
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 291 - 291
  • [45] A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation
    Adir, Allon
    Copty, Shady
    Landa, Shimon
    Nahir, Amir
    Shurek, Gil
    Ziv, Avi
    Meissner, Charles
    Schumann, John
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1590 - 1595
  • [46] A 2D insulator for the post-silicon generation
    Choi, Soo Ho
    Kim, Soo Min
    NATURE, 2022, 606 (7912) : 37 - 38
  • [47] On-chip Stimuli Generation for ADC Dynamic Test by ΣΔ Technique
    Ahmad, Shakeel
    Dabrowski, Jerzy
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 105 - 108
  • [48] On a New Mechanism of Trigger Generation for Post-Silicon Debugging
    Neishaburi, M. H.
    Zilic, Zeljko
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (09) : 2330 - 2342
  • [49] A Distributed AXI-based Platform for Post-Silicon Validation
    Neishaburi, M. H.
    Zilic, Zeljko
    2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 8 - 13
  • [50] Automation of Test Program Synthesis for Processor Post-silicon Validation
    Vasudevan Madampu Suryasarman
    Santosh Biswas
    Aryabartta Sahu
    Journal of Electronic Testing, 2018, 34 : 83 - 103