Gate-All-Around GaN Nanowire FET as a Potential Transistor at 5 nm Technology for Low-Power Low-Voltage Applications

被引:1
|
作者
Thakur, Rajiv Ranjan [1 ]
Chaturvedi, Nidhi
机构
[1] CSIR, Cent Elect Engn Res Inst, Pilani 333031, Rajasthan, India
关键词
GaN NWFET; effective mass; quantum confinement; NEGF framework; INTERFACE; PERFORMANCE; GENERATION; MOSFETS;
D O I
10.1142/S179329202150096X
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this paper, design and parameter optimization for the performance analysis of a Gate-All-Around GaN Nanowire Field Effect Transistor (GAA GaN NWFET) has been carried out based on the various quantum ballistic simulation models. The simulation results show a novel way to change the device mode of operation from Depletion-mode (D-Mode) to Enhancement mode (E-Mode) and vice-versa by varying the thickness of the nanowire channel (Tnw), which has not been reported yet to the best of our knowledge. Also, the paper reveals novel approaches (i) threshold voltage (Vth) tuning using metal contact length (Lm), (ii) threshold voltage (Vth) tuning using metal electrode work functions (phi ms) and (iii) threshold voltage (Vth) tuning using metal contact width (Cm). The device has an Ion/Ioff ratio of 10(5), suppressed off-state leakage in the range of 10-10-10-11A. The simulation work has been carried out on a commercially available ATLAS device simulator from Silvaco. In this paper, the design and parameter optimization for the performance analysis of a Gate-All-Around GaN Nanowire Field Effect Transistor (GAA GaN NWFET) has been carried out based on the various quantum ballistic simulation models. The simulation results show a novel way to change the device mode of operation from Depletion-mode (D-Mode) to Enhancement mode (E-Mode) and vice-versa by varying the thickness of the nanowire channel (T-nw), which has not been reported yet to the best of our knowledge. Also, the paper reveals novel approaches: (i) threshold voltage (V-th) tuning using metal contact length (L-m), and (ii) threshold voltage (V-th) tuning using metal electrode work functions (phi(ms)), and (iii) threshold voltage (V-th) tuning using metal contact width (C-m). The device has an I-on/I-off ratio of 10(5), suppressed off-state leakage in the range of 10(-10)-10(-11) A. The simulation work has been carried out on a commercially available ATLAS device simulator from Silvaco.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Lead Zirconium Titanate (PZT)-Based Gate-All-Around Negative-Capacitance Junctionless Nanowire FET for Distortionless Low-Power Applications
    Sarabdeep Singh
    Shradhya Singh
    Naveen Kumar
    Navaneet Kumar Singh
    Ravi Ranjan
    Sunny Anand
    [J]. Journal of Electronic Materials, 2022, 51 : 196 - 206
  • [2] Lead Zirconium Titanate (PZT)-Based Gate-All-Around Negative-Capacitance Junctionless Nanowire FET for Distortionless Low-Power Applications
    Singh, Sarabdeep
    Singh, Shradhya
    Kumar, Naveen
    Singh, Navaneet Kumar
    Ranjan, Ravi
    Anand, Sunny
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2022, 51 (01) : 196 - 206
  • [3] MOSFET TECHNOLOGY FOR LOW-VOLTAGE LOW-POWER APPLICATIONS
    FOTY, DP
    NOWAK, EJ
    [J]. IEEE MICRO, 1994, 14 (03) : 68 - 77
  • [4] On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node
    Wong, Hei
    Kakushima, Kuniyuki
    [J]. NANOMATERIALS, 2022, 12 (10)
  • [5] A Novel Germanium-Around-Source Gate-All-Around Tunnelling Field-Effect Transistor for Low-Power Applications
    Han, Ke
    Long, Shanglin
    Deng, Zhongliang
    Zhang, Yannan
    Li, Jiawei
    [J]. MICROMACHINES, 2020, 11 (02)
  • [6] A Junctionless Gate-All-Around Silicon Nanowire FET of High Linearity and Its Potential Applications
    Wang, Tao
    Lou, Liang
    Lee, Chengkuo
    [J]. IEEE ELECTRON DEVICE LETTERS, 2013, 34 (04) : 478 - 480
  • [7] Tellurium Nanowire Gate-All-Around MOSFETs for Sub-5 nm Applications
    Yin, Yiheng
    Zhang, Zhaofu
    Zhong, Hongxia
    Shao, Chen
    Wan, Xuhao
    Zhang, Can
    Robertson, John
    Guo, Yuzheng
    [J]. ACS APPLIED MATERIALS & INTERFACES, 2021, 13 (02) : 3387 - 3396
  • [8] Performance Investigation of SRAM Cells Based on Gate-all-around (GAA) Si Nanowire Transistor for Ultra-low Voltage Applications
    Ou, Jiaojiao
    Huang, Ru
    Liu, Yuchao
    Wang, Runsheng
    Wang, Yangyuan
    [J]. 2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 823 - 825
  • [9] A novel recessed-source negative capacitance gate-all-around tunneling field effect transistor for low-power applications
    Wei, Weijie
    Lu, Weifeng
    Han, Ying
    Zhang, Caiyun
    Chen, Dengke
    [J]. MICROELECTRONICS JOURNAL, 2024, 145
  • [10] Investigation of Electrically Gate-All-Around Hexagonal Nanowire FET (HexFET) Architecture for 5 nm Node Logic and SRAM Applications
    Smith, Jeffery A.
    Ni, Kai
    Ghosh, Ram Krishna
    Xu, Jeff
    Badaroglu, Mustafa
    Chidambaram, P. R. Chidi
    Datta, Suman
    [J]. 2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 188 - 191