A Junctionless Gate-All-Around Silicon Nanowire FET of High Linearity and Its Potential Applications

被引：61
|
作者：
Wang, Tao [1 ]
Lou, Liang [2 ]
Lee, Chengkuo [1 ]
机构：
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
[2] Agcy Sci Technol & Res, Inst Microelect, Singapore 138632, Singapore
来源：
IEEE ELECTRON DEVICE LETTERS | 2013年 / 34卷 / 04期
关键词：
Third-order intermodulation (IM3); linearity; silicon nanowire (SiNW) FET;
D O I：
10.1109/LED.2013.2244056
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The linearity of a gate-all-around junctionless silicon nanowire (SiNW) FET has been analyzed. The SiNW FET shows a perfectly linear I-D-V-G relation and a nearly zero output conductance. The mechanism of its linear behaviors due to degenerate doping level has been also demonstrated. For RF applications, the proposed SiNW FET exhibits a much lower distortion for a whole range of load resistance, making it superior to modern short-channel MOSFET.
引用
收藏
页码：478 / 480
页数：3
相关论文
共 50 条
  • [1] III-V Junctionless Gate-All-Around Nanowire MOSFETs for High Linearity Low Power Applications
    Song, Yi
    Zhang, Chen
    Dowdy, Ryan
    Chabak, Kelson
    Mohseni, Parsian K.
    Choi, Wonsik
    Li, Xiuling
    [J]. IEEE ELECTRON DEVICE LETTERS, 2014, 35 (03) : 324 - 326
  • [2] Junctionless Gate-all-around Nanowire FET with Asymmetric Spacer for Continued Scaling
    V. Bharath Sreenivasulu
    Vadthiya Narendar
    [J]. Silicon, 2022, 14 : 7461 - 7471
  • [3] Junctionless Gate-all-around Nanowire FET with Asymmetric Spacer for Continued Scaling
    Sreenivasulu, V. Bharath
    Narendar, Vadthiya
    [J]. SILICON, 2022, 14 (13) : 7461 - 7471
  • [4] Modeling and analysis of gate-all-around silicon nanowire FET
    Chen, Xiangchen
    Tan, Cher Ming
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1103 - 1108
  • [5] Germanium v/s Silicon Gate-All-Around Junctionless Nanowire Transistor
    Kumar, Pankaj
    Singh, Sangeeta
    Singh, Neelesh Pratap
    Modi, Bharti
    Gupta, Neelesh
    [J]. 2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [6] High-Performance Vertical Gate-All-Around Silicon Nanowire FET With High-κ/Metal Gate
    Zhai, Yujia
    Mathew, Leo
    Rao, Rajesh
    Palard, Marylene
    Chopra, Sonali
    Ekerdt, John G.
    Register, Leonard F.
    Banerjee, Sanjay K.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3896 - 3900
  • [7] Diameter-Dependent Piezoresistive Sensing Performance of Junctionless Gate-All-Around Nanowire FET
    Rana, Vaibhav
    Ahmad, Gufran
    Ramesh, Akhil K.
    Das, Samaresh
    Singh, Pushpapraj
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (07) : 2884 - 2889
  • [8] Linearity Analysis of Gate Engineered Dopingless And Junctionless Silicon Nanowire FET
    Singh, Sarabdeep
    Raman, Ashish
    Kumar, Naveen
    Ranjan, Ravi
    Shekhar, Deep
    Anand, Sunny
    [J]. 2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 215 - 219
  • [9] Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate
    Moon, Dong-Il
    Choi, Sung-Jin
    Duarte, Juan Pablo
    Choi, Yang-Kyu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1355 - 1360
  • [10] Design and Performance Assessment of Graded Channel Gate-All-Around Silicon Nanowire FET for Biosensing Applications
    Vaithiyanathan Ashima
    Balwinder Dhandapani
    [J]. Silicon, 2023, 15 : 3535 - 3542
12345