A Junctionless Gate-All-Around Silicon Nanowire FET of High Linearity and Its Potential Applications

被引：61
|
作者：
Wang, Tao [1 ]
Lou, Liang [2 ]
Lee, Chengkuo [1 ]
机构：
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
[2] Agcy Sci Technol & Res, Inst Microelect, Singapore 138632, Singapore
来源：
IEEE ELECTRON DEVICE LETTERS | 2013年 / 34卷 / 04期
关键词：
Third-order intermodulation (IM3); linearity; silicon nanowire (SiNW) FET;
D O I：
10.1109/LED.2013.2244056
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The linearity of a gate-all-around junctionless silicon nanowire (SiNW) FET has been analyzed. The SiNW FET shows a perfectly linear I-D-V-G relation and a nearly zero output conductance. The mechanism of its linear behaviors due to degenerate doping level has been also demonstrated. For RF applications, the proposed SiNW FET exhibits a much lower distortion for a whole range of load resistance, making it superior to modern short-channel MOSFET.
引用
收藏
页码：478 / 480
页数：3
相关论文
共 50 条
  • [21] Impact of Gate Edge Roughness Variability on FinFET and Gate-All-Around Nanowire FET
    Espineira, G.
    Nagy, D.
    Indalecio, G.
    Garcia-Loureiro, A. J.
    Kalna, K.
    Seoane, N.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2019, 40 (04) : 510 - 513
  • [22] Analytical subthreshold swing model of junctionless elliptic gate-all-around (GAA) FET
    Jung H.
    [J]. AIMS Electronics and Electrical Engineering, 2024, 8 (02): : 211 - 216
  • [23] Analytical model of subthreshold swing in junctionless gate-all-around (GAA) FET with ferroelectric
    Jung H.
    [J]. AIMS Electronics and Electrical Engineering, 2023, 7 (04): : 322 - 336
  • [24] Fully gate-all-around silicon nanowire CMOS devices
    Institute of Microelectronics, Singapore, Singapore
    [J]. Solid State Technol, 2008, 5 (34-37):
  • [25] Gate-All-Around Silicon Nanowire Devices: Are these the Future of CMOS?
    Lo, G. Q.
    Singh, N.
    Rustagi, S. C.
    Buddharaju, K. D.
    Balasubramanian, N.
    Kwong, D. L.
    [J]. SIGE, GE, AND RELATED COMPOUNDS 3: MATERIALS, PROCESSING, AND DEVICES, 2008, 16 (10): : 729 - 729
  • [26] Fully gate-all-around silicon nanowire CMOS devices
    Singh, N.
    Buddharaju, K. D.
    Agarwal, A.
    Rustagi, S. C.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D. L.
    [J]. SOLID STATE TECHNOLOGY, 2008, 51 (05) : 34 - 37
  • [27] Gate-all-around twin silicon nanowire SONOS memory
    Suk, Sung Dae
    Yeo, Kyoung Hwan
    Cho, Keun Hwi
    Li, Ming
    Yeoh, Yun young
    Hong, Ki-Ha
    Kim, Sung-Han
    Koh, Young-Ho
    Jung, Sunggon
    Jang, WonJun
    Kim, Dong-Won
    Park, Donggun
    Ryu, Byung-Il
    [J]. 2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 142 - +
  • [28] Structure effects in the gate-all-around silicon nanowire MOSFETs
    Liang, Gengchiau
    [J]. EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 129 - 132
  • [29] GIDL analysis of the process variation effect in gate-all-around nanowire FET
    Kim, Shinkeun
    Seo, Youngsoo
    Lee, Jangkyu
    Kang, Myounggon
    Shin, Hyungcheol
    [J]. SOLID-STATE ELECTRONICS, 2018, 140 : 59 - 63
  • [30] FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability
    Nagy, Daniel
    Indalecio, Guillermo
    Garcia-Loureiro, Antonio J.
    Elmessary, Muhammad A.
    Kalna, Karol
    Seoane, Natalia
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 332 - 340
12345