共 50 条
- [22] Optimization of 3D Stacked Nanosheets in 5nm Gate-all-around Transistor Technology [J]. 34TH IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (SOCC), 2021, : 25 - 28
- [23] Performances of low-voltage, low-power SOI CMOS technology [J]. 1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 229 - 236
- [24] A Redundancy Eliminated Flip-Flop in 28 nm for Low-Voltage Low-Power Applications [J]. IEEE SOLID-STATE CIRCUITS LETTERS, 2020, 3 : 446 - 449
- [25] Design Optimization of 10 nm Channel Length InGaAs Vertical Gate-All-Around Transistor (Nanowire) [J]. COMPUTING, COMMUNICATION AND SIGNAL PROCESSING, ICCASP 2018, 2019, 810 : 611 - 619
- [26] Low-voltage low-power current conveyors: Design and applications [J]. Alta Frequenza Rivista Di Elettronica, 2000, 12 (04): : 59 - 63
- [27] Low-voltage low-power novel CCII topologies and applications [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1095 - 1098