Gate-All-Around GaN Nanowire FET as a Potential Transistor at 5 nm Technology for Low-Power Low-Voltage Applications

被引:1
|
作者
Thakur, Rajiv Ranjan [1 ]
Chaturvedi, Nidhi
机构
[1] CSIR, Cent Elect Engn Res Inst, Pilani 333031, Rajasthan, India
关键词
GaN NWFET; effective mass; quantum confinement; NEGF framework; INTERFACE; PERFORMANCE; GENERATION; MOSFETS;
D O I
10.1142/S179329202150096X
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this paper, design and parameter optimization for the performance analysis of a Gate-All-Around GaN Nanowire Field Effect Transistor (GAA GaN NWFET) has been carried out based on the various quantum ballistic simulation models. The simulation results show a novel way to change the device mode of operation from Depletion-mode (D-Mode) to Enhancement mode (E-Mode) and vice-versa by varying the thickness of the nanowire channel (Tnw), which has not been reported yet to the best of our knowledge. Also, the paper reveals novel approaches (i) threshold voltage (Vth) tuning using metal contact length (Lm), (ii) threshold voltage (Vth) tuning using metal electrode work functions (phi ms) and (iii) threshold voltage (Vth) tuning using metal contact width (Cm). The device has an Ion/Ioff ratio of 10(5), suppressed off-state leakage in the range of 10-10-10-11A. The simulation work has been carried out on a commercially available ATLAS device simulator from Silvaco. In this paper, the design and parameter optimization for the performance analysis of a Gate-All-Around GaN Nanowire Field Effect Transistor (GAA GaN NWFET) has been carried out based on the various quantum ballistic simulation models. The simulation results show a novel way to change the device mode of operation from Depletion-mode (D-Mode) to Enhancement mode (E-Mode) and vice-versa by varying the thickness of the nanowire channel (T-nw), which has not been reported yet to the best of our knowledge. Also, the paper reveals novel approaches: (i) threshold voltage (V-th) tuning using metal contact length (L-m), and (ii) threshold voltage (V-th) tuning using metal electrode work functions (phi(ms)), and (iii) threshold voltage (V-th) tuning using metal contact width (C-m). The device has an I-on/I-off ratio of 10(5), suppressed off-state leakage in the range of 10(-10)-10(-11) A. The simulation work has been carried out on a commercially available ATLAS device simulator from Silvaco.
引用
收藏
页数:12
相关论文
共 50 条
  • [21] Adiabatic 4:2 Compressors Based on 10-nm Gate-All-Around CNTFET for Low-Power Computing
    Fiyuzi, Javad
    Akbar, Reza
    Taheri, Mohammadreza
    Moaiyeri, Mohammad Hossein
    Safaei, Farshad
    [J]. JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (08) : 1222 - 1234
  • [22] Optimization of 3D Stacked Nanosheets in 5nm Gate-all-around Transistor Technology
    Gundu, Anil Kumar
    Kursun, Volkan
    [J]. 34TH IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (SOCC), 2021, : 25 - 28
  • [23] Performances of low-voltage, low-power SOI CMOS technology
    Colinge, JP
    [J]. 1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 229 - 236
  • [24] A Redundancy Eliminated Flip-Flop in 28 nm for Low-Voltage Low-Power Applications
    Shin, Gicheol
    Lee, Eunyoung
    Lee, Jongmin
    Lee, Yongmin
    Lee, Yoonmyung
    [J]. IEEE SOLID-STATE CIRCUITS LETTERS, 2020, 3 : 446 - 449
  • [25] Design Optimization of 10 nm Channel Length InGaAs Vertical Gate-All-Around Transistor (Nanowire)
    Kulkarni, Shreyas
    Joshi, Sangeeta
    Bade, Dattatray
    Subramaniam, Subha
    [J]. COMPUTING, COMMUNICATION AND SIGNAL PROCESSING, ICCASP 2018, 2019, 810 : 611 - 619
  • [26] Low-voltage low-power current conveyors: Design and applications
    Ferri, Giuseppe
    Guerrini, Nicola
    [J]. Alta Frequenza Rivista Di Elettronica, 2000, 12 (04): : 59 - 63
  • [27] Low-voltage low-power novel CCII topologies and applications
    Ferri, G
    Guerrini, NC
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1095 - 1098
  • [28] Multi-Vt Ternary Circuits by Carbon Nanotube Filed Effect Transistor Technology for Low-Voltage and Low-Power Applications
    Maleknejad, Mojtaba
    Mirzaee, Reza Faghih
    Navi, Keivan
    Hashemipour, Omid
    [J]. JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2014, 11 (01) : 110 - 118
  • [29] Fabrication of normally-off GaN nanowire gate-all-around FET with top-down approach
    Im, Ki-Sik
    Won, Chul-Ho
    Vodapally, Sindhuri
    Caulmilone, Raphael
    Cristoloveanu, Sorin
    Kim, Yong-Tae
    Lee, Jung-Hee
    [J]. APPLIED PHYSICS LETTERS, 2016, 109 (14)
  • [30] Design and Performance Assessment of Graded Channel Gate-All-Around Silicon Nanowire FET for Biosensing Applications
    Ashima, Vaithiyanathan
    Dhandapani, Vaithiyanathan
    Raj, Balwinder
    [J]. SILICON, 2023, 15 (08) : 3535 - 3542