High Speed Low Power Dual-Edge Triggered D flip-flop

被引：0
|
作者：
Shandilya, Rahul [1 ]
Sharma, Rk [1 ]
机构：
[1] Natl Inst Technol Kurukshetra, Sch VLSI Design & Embedded Syst, Kurukshetra, Haryana, India
来源：
PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL (I2C2) | 2017年
关键词：
Flip-Flop (FF); low powered; Pulse triggered; PDP;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a low power and high speed dual-edge triggered D flip-flop has been presented. The proposed design reduces the power dissipation and improves the delay. So the overall power-delay product is improved. The power dissipation observed is 17.5 mu W and delay observed is 91psec. The PDP is 1.59fJ which outperforms the designs reported in literature. The simulation results has been carried out in Cadence Virtuoso Analog Design Environment in UMC.18 mu m technology. The proposed design has been compared on different frequencies and voltages.
引用
收藏
页数：5
相关论文
共 50 条
  • [31] A Novel Design of Low-Power Double Edge-Triggered Flip-Flop
    Yu, Chien-Cheng
    Chen, Kuan-Ting
    Wun, Jhong-yu
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT TECHNOLOGIES AND ENGINEERING SYSTEMS (ICITES2013), 2014, 293 : 947 - 955
  • [32] Low power double edge-triggered flip-flop using one latch
    Strollo, AGM
    Napoli, E
    Cimino, C
    ELECTRONICS LETTERS, 1999, 35 (03) : 187 - 188
  • [33] Design & Implementation of High Speed Low Power Scan Flip-Flop
    Janwadkar, Sudhanshu
    Kolte, Mahesh T.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2010 - 2014
  • [34] DOUBLE-EDGE TRIGGERED FLIP-FLOP
    ALDWORTH, CP
    ELECTRONIC ENGINEERING, 1985, 57 (703): : 36 - 36
  • [35] A Novel Modified Low Power Pulse Triggered Flip-Flop
    Samal, Lopamudra
    Sahoo, Sauvagya Ranjan
    Samal, Chiranjibi
    2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 482 - 488
  • [36] A low-power and high-speed D flip-flop using a single latch
    Chang, RC
    Hsu, LC
    Sun, MC
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (01) : 51 - 55
  • [37] Low-power clock branch sharing double-edge triggered flip-flop
    Zhao, Peiyi
    McNeely, Jason
    Golconda, Pradeep
    Bayoumi, Magdy A.
    Barcenas, Robert A.
    Kuang, Weidong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (03) : 338 - 345
  • [38] A novel CMOS double-edge triggered flip-flop for low-power applications
    Sung, YY
    Chang, RC
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 665 - 668
  • [39] Timing-Error-Detecting Dual-Edge-Triggered Flip-Flop
    Kazuteru Namba
    Takashi Katagiri
    Hideo Ito
    Journal of Electronic Testing, 2013, 29 : 545 - 554
  • [40] Timing-Error-Detecting Dual-Edge-Triggered Flip-Flop
    Namba, Kazuteru
    Katagiri, Takashi
    Ito, Hideo
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (04): : 545 - 554
12345