High Speed Low Power Dual-Edge Triggered D flip-flop

被引：0
|
作者：
Shandilya, Rahul [1 ]
Sharma, Rk [1 ]
机构：
[1] Natl Inst Technol Kurukshetra, Sch VLSI Design & Embedded Syst, Kurukshetra, Haryana, India
来源：
PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL (I2C2) | 2017年
关键词：
Flip-Flop (FF); low powered; Pulse triggered; PDP;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a low power and high speed dual-edge triggered D flip-flop has been presented. The proposed design reduces the power dissipation and improves the delay. So the overall power-delay product is improved. The power dissipation observed is 17.5 mu W and delay observed is 91psec. The PDP is 1.59fJ which outperforms the designs reported in literature. The simulation results has been carried out in Cadence Virtuoso Analog Design Environment in UMC.18 mu m technology. The proposed design has been compared on different frequencies and voltages.
引用
收藏
页数：5
相关论文
共 50 条
  • [21] Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme
    Geng, Liang
    Shen, Ji-zhong
    Xu, Cong-yuan
    FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2016, 17 (09) : 962 - 972
  • [22] Design of low-power double-edge triggered flip-flop
    Yu, CC
    Chin, PY
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 126 - 127
  • [23] Design and Implementation of Enhanced Edge Triggered Flip-Flop for Low Power Dissipation
    Mathiazhagan, V.
    Ananthamoorthy, N. P.
    Venkatesh, C.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2022, 17 (09) : 1261 - 1273
  • [24] Novel Ultra Low Power Dual Edge Triggered Retention Flip-flop for Transiently Powered Systems
    Dasari, Madhav
    Nikhil, R.
    Chavan, Ameet
    2017 7TH IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2017, : 500 - 504
  • [25] Design of Low-Power Dual Edge-Triggered Retention Flip-Flop for IoT Devices
    Mall, Ajay
    Khanna, Shaweta
    Noor, Arti
    PROCEEDINGS OF RECENT INNOVATIONS IN COMPUTING, ICRIC 2019, 2020, 597 : 841 - 852
  • [26] Low-power Design of Double Edge-triggered Static SOI D Flip-flop
    Xing, Wan
    Song, Jia
    Gang, Du
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 189 - 194
  • [27] A single latch, high speed double-edge triggered flip-flop (DETFF)
    Johnson, TA
    Kourtev, IS
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 189 - 192
  • [28] High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop
    Shaikh, Jahangir
    Rahaman, Hafizur
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [29] Design of low-power double edge-triggered flip-flop circuit
    Chien-Cheng, Yu
    ICIEA 2007: 2ND IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-4, PROCEEDINGS, 2007, : 2054 - 2057
  • [30] DOUBLE-EDGE TRIGGERED FLIP-FLOP
    GHALLEY, JS
    ELECTRONIC ENGINEERING, 1985, 57 (705): : 16 - 16
12345