A unified compact model of the gate oxide reliability for complete circuit level analysis

被引：1

作者：

Lee, Chi-Hwan ^{[1
]}

Yang, Gi-Young ^{[1
]}

Park, Jin-Kyu ^{[1
]}

Park, Young-Kwan ^{[1
]}

Kim, Hyung-Wook ^{[2
]}

Park, Donggun ^{[3
]}

Yoo, Moon-Hyun ^{[1
]}

机构：

[1] Saumsung Elect Co Ltd, Semicond R&D Ctr, CAE Team, San 16 Banwol Dong, Hwasung City 445701, Gyunggi Do, South Korea

[2] Saumsung Elect Co Ltd, Semicond R&D Ctr, Quality Assurance Team, Hwasung City 445701, Gyunggi Do, South Korea

[3] Saumsung Elect Co Ltd, Semicond R&D Ctr, Technol Dev Team, Hwasung City 445701, Gyunggi Do, South Korea

来源：

2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2 | 2007年

关键词：

D O I：

10.1109/IEDM.2007.4418997

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

A unified compact model to predict the performance degradation of a circuit due to the electrical gate oxide stress is developed and verified by experimental results. Hot carrier injection (HCI), off-state (OS), and Fowler-Nordheim (FN) degradations can be described by a single formula which models the trap generation over the stress time and voltage. With the proposed model, the propagation delay (tPD) degradation of a ring oscillator is reproduced with the accuracy of more than 90%. It is found that OS plays major role in the tPD degradation rather than HCI, while the component ratio of HCI is getting larger as the frequency increases.

引用

页码：549 / +

页数：3

共 50 条

[1] A unified gate oxide reliability model
Hu, CM
Lu, Q
1999 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 37TH ANNUAL, 1999, : 47 - 51
[2] A fast model for analysis and improvement of gate-level circuit reliability
Chen, Chunhong
Xiao, Ran
INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 107 - 115
[3] AC TDDB Analysis for Circuit-Level Gate Oxide Wearout Reliability Assessment
Kopley, T. E.
O'Brien, K.
Chang, W. -C.
2016 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2016, : 73 - 76
[4] Gate-Level Circuit Reliability Analysis: A Survey
Xiao, Ran
Chen, Chunhong
VLSI DESIGN, 2014,
[5] Subcircuit Approach to Inventive Compact Modeling for CMOS Variability and Reliability Xsim: Multi-level device/circuit/gate unified modeling framework
Zhou, X.
Zhu, G. J.
Lin, S. H.
Chen, Z. H.
Srikanth, M. K.
Yan, Y. F.
Selvakumar, R.
Chandra, W.
Zhang, J. B.
Wei, C. Q.
Wang, Z. H.
Bathla, P.
PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 157 - 160
[6] Combine lower level factors in gate-level circuit reliability estimation model
Wang, Z. (wangzhenqq@gmail.com), 1600, Binary Information Press (10):
[7] A circuit level fault model for resistive shorts of MOS gate oxide
Lu, X
Li, Z
Qiu, WQ
Walker, DMH
Shi, WP
5th International Workshop on Microprocessor Test and Verification: Common Challenges and Solutions, Proceedings, 2005, : 97 - 102
[8] Aging-Aware Gate-Level Modeling for Circuit Reliability Analysis
Zhang, Zuodong
Wang, Runsheng
Shen, Xuguang
Wu, Dehuang
Zhang, Jiayang
Zhang, Zhe
Wang, Joddy
Huang, Ru
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (09) : 4201 - 4207
[9] Gate and circuit level analysis of n-type SRAM reliability failures
Symonds, K
Wilson, J
Lindo, P
Bahrami, M
MICROELECTRONICS AND RELIABILITY, 1997, 37 (10-11): : 1541 - 1544
[10] A New Unified Compact Model for Quasi-Ballistic Transport: Application to the Analysis of Circuit Performances of a Double-Gate Architecture
Martinie, S.
Munteanu, D.
Le Carval, G.
Autran, J. L.
SISPAD: 2008 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2008, : 377 - +

← 1 2 3 4 5 →