A unified compact model of the gate oxide reliability for complete circuit level analysis

被引：1

作者：

Lee, Chi-Hwan ^{[1
]}

Yang, Gi-Young ^{[1
]}

Park, Jin-Kyu ^{[1
]}

Park, Young-Kwan ^{[1
]}

Kim, Hyung-Wook ^{[2
]}

Park, Donggun ^{[3
]}

Yoo, Moon-Hyun ^{[1
]}

机构：

[1] Saumsung Elect Co Ltd, Semicond R&D Ctr, CAE Team, San 16 Banwol Dong, Hwasung City 445701, Gyunggi Do, South Korea

[2] Saumsung Elect Co Ltd, Semicond R&D Ctr, Quality Assurance Team, Hwasung City 445701, Gyunggi Do, South Korea

[3] Saumsung Elect Co Ltd, Semicond R&D Ctr, Technol Dev Team, Hwasung City 445701, Gyunggi Do, South Korea

来源：

2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2 | 2007年

关键词：

D O I：

10.1109/IEDM.2007.4418997

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

A unified compact model to predict the performance degradation of a circuit due to the electrical gate oxide stress is developed and verified by experimental results. Hot carrier injection (HCI), off-state (OS), and Fowler-Nordheim (FN) degradations can be described by a single formula which models the trap generation over the stress time and voltage. With the proposed model, the propagation delay (tPD) degradation of a ring oscillator is reproduced with the accuracy of more than 90%. It is found that OS plays major role in the tPD degradation rather than HCI, while the component ratio of HCI is getting larger as the frequency increases.

引用

页码：549 / +

页数：3

共 50 条

[21] Compact model and circuit simulations for asymmetric, independent gate FinFETs
School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ 85287, United States
不详
J. Comput. Electron., 2009, 3-4 (103-107):
[22] A circuit-level perspective of the optimum gate oxide thickness
Bowman, KA
Wang, LH
Tang, XH
Meindl, JD
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) : 1800 - 1810
[23] Re-investigation of Gate Oxide Breakdown on Logic Circuit Reliability
Huang, Y. C.
Yew, T. Y.
Wang, W.
Lee, Y. -H.
Ranjan, R.
Jha, N. K.
Liao, P. J.
Shih, R.
Wu, K.
2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
[24] Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability
Kaczer, B
Degraeve, R
Rasras, M
Van de Mieroop, K
Roussel, PJ
Groeseneken, G
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (03) : 500 - 506
[25] Novel Circuit-Level Model for Gate Oxide Short and its Testing Method in SRAMs
Lin, Chen-Wei
Chao, Mango C. -T.
Hsu, Chih-Chieh
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (06) : 1294 - 1307
[26] A compact DC model of gate oxide short defect
Bouchakour, R
Portal, JM
Gallière, JM
Azais, F
Bertrand, Y
Renovell, M
MICROELECTRONIC ENGINEERING, 2004, 72 (1-4) : 140 - 148
[27] New Insights into the Hot Carrier Degradation (HCD) in FinFET: New Observations, Unified Compact Model, and Impacts on Circuit Reliability
Yu, Zhuoqing
Zhang, Jiayang
Wang, Runsheng
Guo, Shaofeng
Liu, Changze
Huang, Ru
2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
[28] A unified core model of double-gate and surrounding-gate MOSFETs for circuit simulation
Colalongo, Luigi
Comensoli, Simone
Richelli, Anna
SOLID-STATE ELECTRONICS, 2024, 213
[29] A unified oxide breakdown model for thin gate MOS devices
Liu, HX
Hao, Y
SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 1002 - 1005
[30] Compact drain current model of a double-gate raised buried oxide TFET for integrated circuit application
Sirisha Meriga
Brinda Bhowmick
Journal of Computational Electronics, 2023, 22 : 1443 - 1452

← 1 2 3 4 5 →