A unified compact model of the gate oxide reliability for complete circuit level analysis

被引：1

作者：

Lee, Chi-Hwan ^{[1
]}

Yang, Gi-Young ^{[1
]}

Park, Jin-Kyu ^{[1
]}

Park, Young-Kwan ^{[1
]}

Kim, Hyung-Wook ^{[2
]}

Park, Donggun ^{[3
]}

Yoo, Moon-Hyun ^{[1
]}

机构：

[1] Saumsung Elect Co Ltd, Semicond R&D Ctr, CAE Team, San 16 Banwol Dong, Hwasung City 445701, Gyunggi Do, South Korea

[2] Saumsung Elect Co Ltd, Semicond R&D Ctr, Quality Assurance Team, Hwasung City 445701, Gyunggi Do, South Korea

[3] Saumsung Elect Co Ltd, Semicond R&D Ctr, Technol Dev Team, Hwasung City 445701, Gyunggi Do, South Korea

来源：

2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2 | 2007年

关键词：

D O I：

10.1109/IEDM.2007.4418997

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

A unified compact model to predict the performance degradation of a circuit due to the electrical gate oxide stress is developed and verified by experimental results. Hot carrier injection (HCI), off-state (OS), and Fowler-Nordheim (FN) degradations can be described by a single formula which models the trap generation over the stress time and voltage. With the proposed model, the propagation delay (tPD) degradation of a ring oscillator is reproduced with the accuracy of more than 90%. It is found that OS plays major role in the tPD degradation rather than HCI, while the component ratio of HCI is getting larger as the frequency increases.

引用

页码：549 / +

页数：3

共 50 条

[31] Compact drain current model of a double-gate raised buried oxide TFET for integrated circuit application
Meriga, Sirisha
Bhowmick, Brinda
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2023, 22 (05) : 1443 - 1452
[32] Analysis and modeling of a digital CMOS circuit operation and reliability after gate oxide breakdown: a case study
Kaczer, B
Degraeve, R
Rasras, M
De Keersgieter, A
Van de Mieroop, K
Groeseneken, G
MICROELECTRONICS RELIABILITY, 2002, 42 (4-5) : 555 - 564
[33] Circuit level reliability analysis of Cu interconnects
Alam, SM
Lip, GC
Thompson, CV
Troxel, DE
ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 238 - 243
[34] A unified compact scalable ΔId model for hot carrier reliability simulation
Chen, P
Wu, LF
Zhang, G
Liu, ZH
1999 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 37TH ANNUAL, 1999, : 243 - 248
[35] Unified compact scalable ΔId model for hot carrier reliability simulation
Chen, Ping
Wu, Lifeng
Zhang, Gang
Liu, Zhihong
Annual Proceedings - Reliability Physics (Symposium), 1999, : 243 - 248
[36] Accounting for Inherent Circuit Resilience and Process Variations in Analyzing Gate Oxide Reliability
Fang, Jianxin
Sapatnekar, Sachin S.
2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
[37] Unified FinFET Compact Model: Modelling Trapezoidal Triple-Gate FinFETs
Duarte, Juan Pablo
Paydavosi, Navid
Venugopalan, Sriramkumar
Sachid, Angada
Hu, Chenming
2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 135 - 138
[38] Compact double-gate metal-oxide-semiconductor field effect transistor model for device/circuit optimization
Sadachika, Norio
Murakami, Takahiro
Oka, Hideki
Tanabe, Ryon
Mattausch, Hans Juergen
Miura-Mattausch, Mitiko
IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (08) : 1379 - 1381
[39] Unified soft breakdown MOSFETs compact model: From experiments to circuit simulation
Gerrer, L.
Rafik, M.
Ribes, G.
Ghibaudo, G.
Vincent, E.
MICROELECTRONICS RELIABILITY, 2010, 50 (9-11) : 1259 - 1262
[40] A unified analytical Reliability model of NBTI and HCD for Undoped double gate PMOS
Samy, Omnia
Abd Elhamid, Hamdy
Ismail, Yehea
Zekry, Abd El Halim
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 1986 - 1989

← 1 2 3 4 5 →