Transient and Static Hybrid-Triggered Active Clamp Design for Power-Rail ESD Protection

被引：18

作者：

Lu, Guangyi ^{[1
]}

Wang, Yuan ^{[1
]}

Zhang, Xing ^{[1
]}

机构：

[1] Peking Univ, Inst Microelect, Key Lab Microelect Device & Circuits, Beijing 100871, Peoples R China

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2016年 / 63卷 / 12期

关键词：

Electrostatic discharge (ESD); static clamp; transient clamp; transmission line pulsing (TLP) test; CIRCUITS;

D O I：

10.1109/TED.2016.2618344

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A transient and static hybrid-triggered active clamp is proposed in this paper. By skillfully incorporating different detection mechanisms, the proposed clamp achieves enhanced static electrical overstress protection capability over the transient one. Furthermore, the proposed clamp achieves improved electrostatic discharge reaction speed in both human body model and charged device model events over the static one. Moreover, the superior transient-noise immunity of the proposed clamp over traditional transient ones is essentially revealed in this paper. The proposed clamp is successfully verified in a 65-nm bulk CMOS process. In addition, the design flexibility of the proposed clamp for other processes is also deeply discussed in this paper.

引用

页码：4654 / 4660

页数：7

共 50 条

[41] Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test
Ker, Ming-Dou
Yen, Cheng-Cheng
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2533 - 2545
[42] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
Pan Hongwei
Liu Siyang
Sun Weifeng
JOURNAL OF SEMICONDUCTORS, 2013, 34 (01)
[43] On the Design of Power-Rail ESD Clamp Circuit with Consideration of Gate Leakage Current in 65-nm Low-Voltage CMOS Process
Ker, Ming-Dou
Chiu, Po-Yen
Tsai, Fu-Yi
Chang, Yeong-Jar
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2281 - +
[44] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
潘红伟
刘斯扬
孙伟锋
Journal of Semiconductors, 2013, (01) : 53 - 57
[45] Power-Rail ESD Clamp Circuit With Ultralow Standby Leakage Current and High Area Efficiency in Nanometer CMOS Technology
Yeh, Chih-Ting
Ker, Ming-Dou
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2626 - 2634
[46] Power-Rail ESD Clamp Circuit with Parasitic-BJT and Channel Parallel Shunt Paths to Achieve Enhanced Robustness
Wang, Yuan
Lu, Guangyi
Wang, Yize
Zhang, Xing
IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (03): : 344 - 347
[47] Power-Rail ESD Clamp Circuit with Embedded-Trigger SCR Device in a 65-nm CMOS Process
Altolaguirre, Federico A.
Ker, Ming-Dou
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 250 - 253
[48] Latchup-like failure of power-rail ESD clamp circuits in CMOS integrated circuits under system-level ESD test
Ker, Ming-Dou
Yen, Cheng-Cheng
2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 828 - 831
[49] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
潘红伟
刘斯扬
孙伟锋
Journal of Semiconductors, 2013, 34 (01) : 53 - 57
[50] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in Nanoscale Low-Voltage CMOS Process
Chiu, Po-Yen
Ker, Ming-Dou
Tsai, Fu-Yi
Chang, Yeong-Jar
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 750 - +

← 1 2 3 4 5 →