A low voltage CMOS square law analog multiplier

被引：3
|
作者：
Tarim, TB [1 ]
Ismail, M [1 ]
机构：
[1] Texas Instruments Inc, Dallas, TX 75265 USA
来源：
1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99 | 1999年
关键词：
D O I：
10.1109/SSMSD.1999.768581
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A multiplier composed of a low voltage square-law CMOS cell is introduced in this paper. The analysis of the square-law cell is given. The multiplier operates in the saturation region with a fully balanced input signal. Initial simulations were done for 0.8 mu m n-well process using BSIM3 model parameters. The circuit has a trade-off between low voltage operation and low power dissipation. The circuit has a cutoff frequency of 99.4MHz and P-dis=1.5mW for a bias current of 120 mu A. The THD is less then -51dB and -49dB for fixed input voltages V3 and V1, respectively,for a 1MHz, 0.5V peak-to-peak sinusoidal input.
引用
收藏
页码：5 / 8
页数：4
相关论文
共 50 条
  • [41] A chopper stabilized CMOS analog multiplier with ultra low DC offsets
    Hadiashar, Ali
    Dawson, Joel L.
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 364 - +
  • [42] ANALOG CMOS MULTIPLIER FOR NEURAL CIRCUITS
    DEVOS, A
    DEBLEECKER, R
    DEVOS, J
    DEMEY, M
    DEMUNNYNCK, M
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 73 (04) : 729 - 734
  • [43] CMOS Current Mode Analog Multiplier
    Tijare, Ankita
    Dakhole, Pravin
    2016 INTERNATIONAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (ICONSIP), 2016,
  • [44] Low-voltage CMOS analog computational circuits
    Schaffer, V
    Holman, WT
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 271 - 274
  • [45] Low voltage analog multipliers based on CMOS inverters
    Machowsi, W.
    Jasielski, J.
    Kolodziejski, W.
    Kuta, S.
    MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, : 267 - +
  • [46] Sizing low-voltage CMOS analog circuits
    Jespers, P. G. A.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 752 - 755
  • [47] Compact low-voltage CMOS analog divider using a four-quadrant multiplier and biasing control circuit
    Padilla-Cantoya, Ivan
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 502 - 505
  • [48] A Flipped Voltage Follower Based Analog Multiplier In 90nm CMOS Process
    Satapathy, Amarjyoti
    Maity, Subir Kumar
    Mandal, Sushanta K.
    2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER ENGINEERING AND APPLICATIONS (ICACEA), 2015, : 628 - 631
  • [49] Broadband quarter-square 4Q analog multiplier based on CMOS inverters
    Machowski, Witold
    Kuta, Stanislaw
    Jasielski, Jacek
    Kolodziejski, Wojciech
    INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES '10): CONFERENCE PROCEEDINGS, 2010, : 237 - 240
  • [50] A low voltage supply four-quadrant analog multiplier circuit
    Sakul, Chalwat
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 258 - 261
12345