A low voltage CMOS square law analog multiplier

被引：3
|
作者：
Tarim, TB [1 ]
Ismail, M [1 ]
机构：
[1] Texas Instruments Inc, Dallas, TX 75265 USA
来源：
1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99 | 1999年
关键词：
D O I：
10.1109/SSMSD.1999.768581
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A multiplier composed of a low voltage square-law CMOS cell is introduced in this paper. The analysis of the square-law cell is given. The multiplier operates in the saturation region with a fully balanced input signal. Initial simulations were done for 0.8 mu m n-well process using BSIM3 model parameters. The circuit has a trade-off between low voltage operation and low power dissipation. The circuit has a cutoff frequency of 99.4MHz and P-dis=1.5mW for a bias current of 120 mu A. The THD is less then -51dB and -49dB for fixed input voltages V3 and V1, respectively,for a 1MHz, 0.5V peak-to-peak sinusoidal input.
引用
收藏
页码：5 / 8
页数：4
相关论文
共 50 条
  • [21] A low-voltage CMOS multiplier for RF applications
    Debono, CJ
    Maloberti, F
    Micallef, J
    ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 225 - 227
  • [22] A low voltage CMOS multiplier for high frequency equalization
    Abbott, J
    Plett, C
    Rogers, JWM
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1936 - 1939
  • [23] A Versatile CMOS Analog Multiplier
    Chaisayun, Ittipong
    Dejhan, Kobchai
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2003, E86-A (05) : 1225 - 1232
  • [24] A versatile CMOS analog multiplier
    Chaisayun, I
    Dejhan, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (05): : 1225 - 1232
  • [25] A low-voltage, low-power, high-linearity CMOS four-quadrant analog multiplier
    Sawigun, Chutham
    Demosthenous, Andreas
    Pal, Dipankar
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 751 - +
  • [26] Linear transconductors using low voltage power square-law CMOS cells
    Tarim, TB
    Ismail, M
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 206 - 209
  • [27] An Efficient Architecture for Accurate and Low Power CMOS Analog Multiplier
    Aghaei, Tohid
    Saatlo, Ali Naderi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (03)
  • [28] LOW-VOLTAGE CMOS ANALOG CIRCUITS
    HOSTICKA, BJ
    BROCKHERDE, W
    HAMMERSCHMIDT, D
    KOKOZINSKI, R
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1995, 42 (11): : 864 - 872
  • [29] Single low-supply and low-distortion CMOS analog multiplier
    Prommee, P
    Somdunyakanok, M
    Angkaew, K
    Jodtang, A
    Dejhan, K
    International Symposium on Communications and Information Technologies 2005, Vols 1 and 2, Proceedings, 2005, : 242 - 245
  • [30] CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators
    Sobrinho de Sousa, Antonio Jose
    de Andrade, Fabian
    dos Santos, Hildeloi
    Goncalves, Gabriele
    Pereira, Maicon Deivid
    Santana, Edson
    Cunha, Ana Isabela
    2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019), 2019,
12345