CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators

被引：3

作者：

Sobrinho de Sousa, Antonio Jose ^{[1
]}

de Andrade, Fabian ^{[2
]}

dos Santos, Hildeloi ^{[2
]}

Goncalves, Gabriele ^{[2
]}

Pereira, Maicon Deivid ^{[2
]}

Santana, Edson ^{[2
]}

Cunha, Ana Isabela ^{[2
]}

机构：

[1] Univ Fed Oeste Bahia, Dept Engn Eletr, Bom Jesus Da Lapa, BA, Brazil

[2] Univ Fed Bahia, Dept Engn Eletr, Salvador, BA, Brazil

来源：

2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019) | 2019年

关键词：

CMOS analog multiplier; four-quadrant multiplier; analog signal processing; MOS-TRANSISTOR MODEL; LOW-POWER; CLASS-AB;

D O I：

10.1145/3338852.3339870

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work presents a CMOS four quadrant analog multiplier architecture for application as the synapse element in analog cellular neural networks. The circuit has voltage-mode inputs and a current-mode output and includes a signal application method that avoids voltage or current reference generators. Simulations have been accomplished for a CMOS 130 nm technology, featuring +/- 50 mV input voltage range, 60 mu W static power and -25 dB maximum THD. The active area is 346 mu m(2).

引用

页数：6

共 50 条

[1] Analog CMOS four-quadrant multiplier and divider
Vlassis, S
Siskos, S
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS, 1999, : 383 - 386
[2] CMOS Fully Differential CMOS Four-Quadrant Analog Multiplier
Mahmoud, Soliman A.
2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 27 - 30
[3] Four-quadrant analog multiplier based on CMOS inverters
Machowski, W.
Kuta, S.
Jasielski, J.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 290 - +
[4] Four-quadrant analog multiplier based on CMOS inverters
Witold Machowski
Stanisław Kuta
Jacek Jasielski
Analog Integrated Circuits and Signal Processing, 2008, 55 : 249 - 259
[5] Four-quadrant analog multiplier based on CMOS inverters
Machowski, Witold
Kuta, Stanistaw
Jasielski, Jacek
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 55 (03) : 249 - 259
[6] A 1.2 V CMOS four-quadrant analog multiplier
Hsiao, SY
Wu, CY
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 241 - 244
[7] Low-voltage CMOS four-quadrant multiplier
Liu, SI
Chang, CC
ELECTRONICS LETTERS, 1997, 33 (03) : 207 - 208
[8] Low-voltage four-quadrant analog multiplier
Motamed, A
Hwang, C
Ismail, M
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 273 - 276
[9] Low-voltage CMOS four-quadrant multiplier
Natl Taiwan Univ, Taipei, Taiwan
Electron Lett, 3 (207-208):
[10] A 1.2-V CMOS four-quadrant analog multiplier
Blalock, BJ
Jackson, SA
1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 1 - 4

← 1 2 3 4 5 →