CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators

被引：3

作者：

Sobrinho de Sousa, Antonio Jose ^{[1
]}

de Andrade, Fabian ^{[2
]}

dos Santos, Hildeloi ^{[2
]}

Goncalves, Gabriele ^{[2
]}

Pereira, Maicon Deivid ^{[2
]}

Santana, Edson ^{[2
]}

Cunha, Ana Isabela ^{[2
]}

机构：

[1] Univ Fed Oeste Bahia, Dept Engn Eletr, Bom Jesus Da Lapa, BA, Brazil

[2] Univ Fed Bahia, Dept Engn Eletr, Salvador, BA, Brazil

来源：

2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019) | 2019年

关键词：

CMOS analog multiplier; four-quadrant multiplier; analog signal processing; MOS-TRANSISTOR MODEL; LOW-POWER; CLASS-AB;

D O I：

10.1145/3338852.3339870

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work presents a CMOS four quadrant analog multiplier architecture for application as the synapse element in analog cellular neural networks. The circuit has voltage-mode inputs and a current-mode output and includes a signal application method that avoids voltage or current reference generators. Simulations have been accomplished for a CMOS 130 nm technology, featuring +/- 50 mV input voltage range, 60 mu W static power and -25 dB maximum THD. The active area is 346 mu m(2).

引用

页数：6

共 50 条

[11] A low voltage supply four-quadrant analog multiplier circuit
Sakul, Chalwat
[J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 258 - 261
[12] A low voltage supply four-quadrant analog multiplier circuit
Sakul, Chaiwat
Pongthana, Kajornsak
[J]. 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 292 - +
[13] FGMOS Four-Quadrant Analog Multiplier
de la Cruz-Alejo, Jesus
Santiago Medina-Vazquez, A.
Noe Oliva-Moreno, L.
[J]. 2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
[14] A design of four-quadrant analog multiplier
Dejhan, K
Prommee, P
Tiamvorratat, W
Mitatha, S
Chaisayun, I
[J]. IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 29 - 32
[15] Low voltage low power CMOS four-quadrant analog multiplier for neural network applications
Colli, G
Montecchi, F
[J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 496 - 499
[16] A new cascadable CMOS voltage squarer circuit and its application: Four-quadrant analog multiplier
Yuce, Erkan
Yucel, Firat
[J]. INDIAN JOURNAL OF ENGINEERING AND MATERIALS SCIENCES, 2014, 21 (04) : 351 - 357
[17] Design of a CMOS low-power and low-voltage four-quadrant analog multiplier
Liu, Weihsing
Liu, Shen-Iuan
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (02) : 307 - 312
[18] Design of a CMOS low-power and low-voltage four-quadrant analog multiplier
Weihsing Liu
Shen-Iuan Liu
[J]. Analog Integrated Circuits and Signal Processing, 2010, 63 : 307 - 312
[19] Low Voltage High Performance CMOS Current Mode Four-Quadrant Analog Multiplier Circuit
Ettaghzouti, Thouraya
Khlaifia, Dalila
Zitouni, Naoufel
Hassen, Nejib
[J]. RADIOENGINEERING, 2022, 31 (02) : 216 - 223
[20] CMOS wme-range four-quadrant analog multiplier circuit
Prommee, P
Somdunyakanok, M
Poorahong, K
Phinat, P
Dejhan, K
[J]. ISPACS 2005: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, 2005, : 197 - 200

← 1 2 3 4 5 →