CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators

被引：3

作者：

Sobrinho de Sousa, Antonio Jose ^{[1
]}

de Andrade, Fabian ^{[2
]}

dos Santos, Hildeloi ^{[2
]}

Goncalves, Gabriele ^{[2
]}

Pereira, Maicon Deivid ^{[2
]}

Santana, Edson ^{[2
]}

Cunha, Ana Isabela ^{[2
]}

机构：

[1] Univ Fed Oeste Bahia, Dept Engn Eletr, Bom Jesus Da Lapa, BA, Brazil

[2] Univ Fed Bahia, Dept Engn Eletr, Salvador, BA, Brazil

来源：

2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019) | 2019年

关键词：

CMOS analog multiplier; four-quadrant multiplier; analog signal processing; MOS-TRANSISTOR MODEL; LOW-POWER; CLASS-AB;

D O I：

10.1145/3338852.3339870

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work presents a CMOS four quadrant analog multiplier architecture for application as the synapse element in analog cellular neural networks. The circuit has voltage-mode inputs and a current-mode output and includes a signal application method that avoids voltage or current reference generators. Simulations have been accomplished for a CMOS 130 nm technology, featuring +/- 50 mV input voltage range, 60 mu W static power and -25 dB maximum THD. The active area is 346 mu m(2).

引用

页数：6

共 50 条

[41] CMOS design of a low power and high precision four-quadrant analog multiplier
Beyraghi, Naser
Khoei, Abdollah
[J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2015, 69 (01) : 400 - 407
[42] Low-voltage CMOS four-quadrant analogue multiplier for RF applications
Debono, CJ
Maloberti, F
Micallef, J
[J]. ELECTRONICS LETTERS, 1998, 34 (24) : 2285 - 2286
[43] Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair
Hyogo, A
Fukutomi, Y
Sekine, K
[J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 274 - 277
[44] A low-voltage, low-power, high-linearity CMOS four-quadrant analog multiplier
Sawigun, Chutham
Demosthenous, Andreas
Pal, Dipankar
[J]. 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 751 - +
[45] A low voltage four-quadrant analog multiplier using Triode-MOSFETs
Kiatwarin, N.
Sawigun, C.
Kiranon, W.
[J]. 2006 International Symposium on Communications and Information Technologies,Vols 1-3, 2006, : 290 - 293
[46] Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair
Hyogo, Akira
Fukutomi, Yoshio
Sekine, Keitaro
[J]. Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
[47] Compact low-voltage CMOS analog divider using a four-quadrant multiplier and biasing control circuit
Padilla-Cantoya, Ivan
[J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 502 - 505
[48] Linear floating CMOS resistors and four-quadrant multiplier
Wu, DS
Hwang, YS
Wu, YP
[J]. JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 1995, 18 (06) : 857 - 866
[49] +/-1.5V CMOS four-quadrant multiplier
Li, SC
[J]. PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 429 - 432
[50] FOUR-QUADRANT ANALOG MULTIPLIER DOES MANY JOBS
不详
[J]. CONTROL ENGINEERING, 1969, 16 (11) : 76 - &

← 1 2 3 4 5 →