Analog CMOS four-quadrant multiplier and divider

被引：0

作者：

Vlassis, S ^{[1
]}

Siskos, S ^{[1
]}

机构：

[1] Aristotelian Univ Salonika, Dept Phys, Elect Lab, GR-54006 Salonika, Greece

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS | 1999年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

An analog CMOS four-quadrant multiplier and a two-quadrant divider circuit are introduced. The multiplier operates for a power supply +/-1.5V and its differential input range is +/-1V with less than 0.2% linearity error. The THD is less than 0.3% with input range up to +/-0.8V. The divider offers the facility of independent control of the sensitivity and has acceptable precision useful in analog signal processing, fuzzy control and instrumentation applications. Experimental results verify the simulation ones demonstrating the feasibility of both circuits.

引用

下载

页码：383 / 386

页数：4

共 50 条

[1] Four-quadrant CMOS analog divider
Parnklang, J
Arammongkonwichai, C
Kongtanasunthorn, P
APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 271 - 274
[2] A novel current-mode four-quadrant CMOS analog multiplier/divider
Alikhani, Amir
Ahmadi, Arash
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (07) : 581 - 586
[3] CMOS Fully Differential CMOS Four-Quadrant Analog Multiplier
Mahmoud, Soliman A.
2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 27 - 30
[4] A novel four quadrant CMOS analog multiplier/divider
Li, G
Maundy, B
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1108 - 1111
[5] Four-quadrant analog multiplier based on CMOS inverters
Machowski, W.
Kuta, S.
Jasielski, J.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 290 - +
[6] Four-quadrant analog multiplier based on CMOS inverters
Witold Machowski
Stanisław Kuta
Jacek Jasielski
Analog Integrated Circuits and Signal Processing, 2008, 55 : 249 - 259
[7] Four-quadrant analog multiplier based on CMOS inverters
Machowski, Witold
Kuta, Stanistaw
Jasielski, Jacek
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 55 (03) : 249 - 259
[8] A 1.2 V CMOS four-quadrant analog multiplier
Hsiao, SY
Wu, CY
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 241 - 244
[9] 1.5V four-quadrant CMOS current multiplier/divider
De La Cruz-Blas, CA
López-Martín, AJ
Carlosena, A
ELECTRONICS LETTERS, 2003, 39 (05) : 434 - 436
[10] A 1.2-V CMOS four-quadrant analog multiplier
Blalock, BJ
Jackson, SA
1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 1 - 4

← 1 2 3 4 5 →