Low-voltage CMOS analog computational circuits

被引:0
|
作者
Schaffer, V [1 ]
Holman, WT [1 ]
机构
[1] Univ Arizona, Tucson, AZ 85721 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To address the need for real-time analog computational circuits with reduced operating voltage requirements, two analog CMOS computational circuits are presented. One circuit computes the square-root of the product of two input currents and the other performs normalization. While these circuits were developed for image processing applications their operation with a single supply down to 2V, and the use of devices available in any standard CMOS process makes them weil suited for marry mixed-signal applications. The circuits were simulated in PSPICE using BSIM3v3 model parameters and were successfully implemented in the AMI 1.2 mu m process. Simulation and measurement results are presented.
引用
收藏
页码:271 / 274
页数:4
相关论文
共 50 条
  • [1] LOW-VOLTAGE CMOS ANALOG CIRCUITS
    HOSTICKA, BJ
    BROCKHERDE, W
    HAMMERSCHMIDT, D
    KOKOZINSKI, R
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1995, 42 (11): : 864 - 872
  • [2] Sizing low-voltage CMOS analog circuits
    Jespers, P. G. A.
    [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 752 - 755
  • [3] Low-voltage CMOS circuits for analog iterative decoders
    Winstead, C
    Nguyen, N
    Gaudet, VC
    Schlegel, C
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (04) : 829 - 841
  • [4] Low-voltage and low-noise CMOS analog circuits using scaled devices
    Iwata, Atsushi
    Yoshida, Takeshi
    Sasaki, Mamoru
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (06): : 1149 - 1155
  • [5] Design techniques and paradigms toward design of low-voltage CMOS analog circuits
    Prodanov, VI
    Green, MM
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 129 - 132
  • [6] Low-Voltage Wireless Analog CMOS Circuits toward 0.5 V Operation
    Matsuoka, Toshimasa
    Wang, Jun
    Kihara, Takao
    Ham, Hyunju
    Taniguchi, Kenji
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (02) : 356 - 366
  • [7] Robust design and yield enhancement of low-voltage CMOS analog integrated circuits
    Tarim, TB
    Ismail, M
    Kuntman, HH
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2001, 48 (04) : 475 - 486
  • [8] DTMOS technique for low-voltage analog circuits
    Maymandi-Nejad, Mohammad
    Sachdev, Manoj
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (10) : 1151 - 1156
  • [9] Techniques for very low-voltage operation of continuous-time analog CMOS circuits
    Ramirez-Angulo, J
    Gonzalez-Carvajal, R
    Lopez-Martin, A
    [J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 39 - 44
  • [10] Low-Power Low-Voltage CMOS Analog Signal Processing Circuits Using a Functional Core
    Popa, Cosmin
    [J]. 23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 680 - 683