Low voltage analog multipliers based on CMOS inverters

被引：0
|
作者：
Machowsi, W. [1 ]
Jasielski, J. [3 ,4 ]
Kolodziejski, W. [2 ]
Kuta, S. [3 ,4 ]
机构：
[1] AGH Univ Sci & Technol, Dept Elect, Krakow, Poland
[2] Higher Vocat Sch, Technol Dept, Tarnow, Poland
[3] AGH Univ Sci & Technol, Krakow, Poland
[4] HVS Tarnow, Tarnow, Poland
来源：
MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2008年
关键词：
analog circuits; multiplier; CMOS; low voltage;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In the paper we consider two examples of analog multipliers suitable for low votage CMOS technology. The second of the circuits presented is an example of newly proposed class of the analog CMOS circuits based on inverters with modified differential steering - separate for N- and P-transistor. This leads to very low supply voltage requirements - thus the necessary supply voltage only slightly exceeds single threshold voltage. Simulation results as well as experimental data for one implementation are presented.
引用
收藏
页码：267 / +
页数：2
相关论文
共 50 条
  • [1] Fast Low Voltage Analog Four-Quadrant Multipliers Based on CMOS Inverters
    Machowski, Witold
    Kuta, Stanislaw
    Jasielski, Jacek
    Kolodziejski, Wojciech
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2010, 56 (04) : 381 - 386
  • [2] On the design of low-voltage, low-power CMOS analog multipliers for RF applications
    Debono, CJ
    Maloberti, F
    Micallef, J
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (02) : 168 - 174
  • [3] CMOS inverter based analog multipliers
    Machowski, Witold
    [J]. PRZEGLAD ELEKTROTECHNICZNY, 2010, 86 (04): : 209 - 212
  • [4] LOW-VOLTAGE CMOS ANALOG CIRCUITS
    HOSTICKA, BJ
    BROCKHERDE, W
    HAMMERSCHMIDT, D
    KOKOZINSKI, R
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1995, 42 (11): : 864 - 872
  • [5] New current-mode and voltage-mbde CMOS analog multipliers
    Hashiesh, MA
    Mahmoud, SA
    Soliman, AM
    [J]. ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS, 2004, : 435 - 438
  • [6] Four-quadrant analog multiplier based on CMOS inverters
    Machowski, W.
    Kuta, S.
    Jasielski, J.
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 290 - +
  • [7] Four-quadrant analog multiplier based on CMOS inverters
    Machowski, Witold
    Kuta, Stanistaw
    Jasielski, Jacek
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 55 (03) : 249 - 259
  • [8] Four-quadrant analog multiplier based on CMOS inverters
    Witold Machowski
    Stanisław Kuta
    Jacek Jasielski
    [J]. Analog Integrated Circuits and Signal Processing, 2008, 55 : 249 - 259
  • [9] Low-voltage CMOS analog four quadrant multiplier based on flipped voltage followers
    Ramirez-Angulo, J
    Thoutam, S
    López-Martin, A
    Carvajal, RG
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 681 - 684
  • [10] Low-voltage CMOS analog computational circuits
    Schaffer, V
    Holman, WT
    [J]. 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 271 - 274
12345