Fast Low Voltage Analog Four-Quadrant Multipliers Based on CMOS Inverters

被引:4
|
作者
Machowski, Witold [1 ]
Kuta, Stanislaw [1 ]
Jasielski, Jacek [1 ]
Kolodziejski, Wojciech [2 ]
机构
[1] AGH Univ Sci & Technol, Dept Elect, Mickiewicza 30, PL-30059 Krakow, Poland
[2] State Higher Vocat Sch Tarnow, Dept Elect & Telecommun, PL-33100 Tarnow, Poland
关键词
Analog VLSI; four quadrant multiplier; CMOS circuits; low voltage circuits;
D O I
10.2478/v10177-010-0050-z
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
The paper presents quarter-square analog fourquadrant multipliers, based on proprietary architecture using four CMOS inverters. The most important upgrade on already published own circuit implementation is the use of the same inverter "core" of the circuit with completely redesigned auxiliary and steering blocks. Two variants of new driving peripherals are considered: one with differential pair, the second with CMOS inverters. The proposed circuit solutions are suitable for RF applications in communication systems due to simple architecture comprising building blocks with RF CMOS transistors having sufficiently large biasing currents. Postlayout simulation results done on the basis of 180nm CMOS UMC Foundry Design Kit are also presented.
引用
收藏
页码:381 / 386
页数:6
相关论文
共 50 条
  • [1] Four-quadrant analog multiplier based on CMOS inverters
    Machowski, W.
    Kuta, S.
    Jasielski, J.
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 290 - +
  • [2] Four-quadrant analog multiplier based on CMOS inverters
    Witold Machowski
    Stanisław Kuta
    Jacek Jasielski
    [J]. Analog Integrated Circuits and Signal Processing, 2008, 55 : 249 - 259
  • [3] Four-quadrant analog multiplier based on CMOS inverters
    Machowski, Witold
    Kuta, Stanistaw
    Jasielski, Jacek
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 55 (03) : 249 - 259
  • [4] Low voltage analog multipliers based on CMOS inverters
    Machowsi, W.
    Jasielski, J.
    Kolodziejski, W.
    Kuta, S.
    [J]. MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, : 267 - +
  • [5] Four-quadrant CMOS analog divider
    Parnklang, J
    Arammongkonwichai, C
    Kongtanasunthorn, P
    [J]. APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 271 - 274
  • [6] Low-voltage CMOS four-quadrant multiplier
    Liu, SI
    Chang, CC
    [J]. ELECTRONICS LETTERS, 1997, 33 (03) : 207 - 208
  • [7] Low-voltage four-quadrant analog multiplier
    Motamed, A
    Hwang, C
    Ismail, M
    [J]. 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 273 - 276
  • [8] Low voltage low power CMOS four-quadrant analog multiplier for neural network applications
    Colli, G
    Montecchi, F
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 496 - 499
  • [9] Design of a CMOS low-power and low-voltage four-quadrant analog multiplier
    Liu, Weihsing
    Liu, Shen-Iuan
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (02) : 307 - 312
  • [10] Design of a CMOS low-power and low-voltage four-quadrant analog multiplier
    Weihsing Liu
    Shen-Iuan Liu
    [J]. Analog Integrated Circuits and Signal Processing, 2010, 63 : 307 - 312