Low voltage analog multipliers based on CMOS inverters

被引：0
|
作者：
Machowsi, W. [1 ]
Jasielski, J. [3 ,4 ]
Kolodziejski, W. [2 ]
Kuta, S. [3 ,4 ]
机构：
[1] AGH Univ Sci & Technol, Dept Elect, Krakow, Poland
[2] Higher Vocat Sch, Technol Dept, Tarnow, Poland
[3] AGH Univ Sci & Technol, Krakow, Poland
[4] HVS Tarnow, Tarnow, Poland
来源：
MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2008年
关键词：
analog circuits; multiplier; CMOS; low voltage;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In the paper we consider two examples of analog multipliers suitable for low votage CMOS technology. The second of the circuits presented is an example of newly proposed class of the analog CMOS circuits based on inverters with modified differential steering - separate for N- and P-transistor. This leads to very low supply voltage requirements - thus the necessary supply voltage only slightly exceeds single threshold voltage. Simulation results as well as experimental data for one implementation are presented.
引用
收藏
页码：267 / +
页数：2
相关论文
共 50 条
  • [41] Broadband quarter-square 4Q analog multiplier based on CMOS inverters
    Machowski, Witold
    Kuta, Stanislaw
    Jasielski, Jacek
    Kolodziejski, Wojciech
    [J]. INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES '10): CONFERENCE PROCEEDINGS, 2010, : 237 - 240
  • [42] Design of Integrated Voltage Multipliers Using Standard CMOS Technologies
    Sinyukin A.S.
    Konoplev B.G.
    Kovalev A.V.
    [J]. Russian Microelectronics, 2023, 52 (6) : 527 - 534
  • [43] CMOS voltage-mode analog multiplier
    Boonchu, Boonchai
    Surakampontorn, Wanlop
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1989 - 1992
  • [44] Low voltage complementary organic inverters
    De Vusser, S
    Steudel, S
    Myny, K
    Genoe, J
    Heremans, P
    [J]. APPLIED PHYSICS LETTERS, 2006, 88 (16)
  • [45] Low Voltage Power Amplifier based on Nonoscale CMOS
    Suebsombut, Paweena
    Rangsee, Pattarakamon
    Chaisricharoen, Roungsan
    [J]. 2013 13TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT): COMMUNICATION AND INFORMATION TECHNOLOGY FOR NEW LIFE STYLE BEYOND THE CLOUD, 2013, : 643 - 646
  • [46] Robust design and yield enhancement of low-voltage CMOS analog integrated circuits
    Tarim, TB
    Ismail, M
    Kuntman, HH
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2001, 48 (04) : 475 - 486
  • [47] A low-power CMOS analog voltage buffer using compact adaptive biasing
    Sawigun, Chutham
    Mahattanakul, Jirayuth
    Demosthenous, Andreas
    Pal, Dipankar
    [J]. 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 1 - +
  • [48] Design techniques and paradigms toward design of low-voltage CMOS analog circuits
    Prodanov, VI
    Green, MM
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 129 - 132
  • [49] High-voltage low-power analog design in nanometer CMOS technologies
    Bazaijani, Seyfi
    Mathe, Lennart
    Yuan, Dana
    Hinrichs, Jeff
    Miao, Guoqing
    [J]. PROCEEDINGS OF THE 2007 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2007, : 149 - 154
  • [50] Low-Voltage Wireless Analog CMOS Circuits toward 0.5 V Operation
    Matsuoka, Toshimasa
    Wang, Jun
    Kihara, Takao
    Ham, Hyunju
    Taniguchi, Kenji
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (02) : 356 - 366
12345