共 50 条
- [12] High-Speed and Low-Power Logic for SAR ADC 2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 1166 - 1170
- [13] High-speed and low-power ECL circuits design based on BiCMOS technology APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 41 - 44
- [14] 1.1V HIGH-SPEED LOW-POWER BICMOS LOGIC-CIRCUIT ELECTRONICS LETTERS, 1995, 31 (13) : 1039 - 1041
- [16] High-speed low-power adder with a new logic style: Pseudo dynamic logic (SDL) ICM 2001: 13TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2001, : 137 - 140
- [17] Low-Voltage and High-Speed CMOS Circuit Design with Low-Power Mode 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 57 - 60
- [18] Design of a high-speed low-power CAM 2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 187 - 190
- [19] NEW HIGH-SPEED CMOS LOGIC - FASTER SPEED AND LOW-POWER ELECTRONIC ENGINEERING, 1981, 53 (660): : 29 - &